scholarly journals Simultaneous shield and buffer insertion for crosstalk noise reduction in global routing

2004 ◽  
Author(s):  
Tianpei Zhang ◽  
S.S. Sapatnekar
Keyword(s):  
Noise Reduction ◽  
Global Routing ◽  
Buffer Insertion ◽  
Crosstalk Noise

Postroute Gate Sizing for Crosstalk Noise Reduction

2004 ◽  
Vol 23 (12) ◽  
pp. 1670-1677 ◽  
Author(s):  
M.R. Becer ◽  
D. Blaauw ◽  
I. Algor ◽  
R. Panda ◽  
C. Oh ◽  
...  
Keyword(s):  
Noise Reduction ◽  
Gate Sizing ◽  
Crosstalk Noise

Far-End Crosstalk Noise Reduction Using Decoupling Capacitor

2016 ◽  
Vol 58 (3) ◽  
pp. 836-848 ◽  
Author(s):  
Bao-Ren Huang ◽  
Kuan-Chung Chen ◽  
Chun-Long Wang
Keyword(s):  
Noise Reduction ◽  
Crosstalk Noise ◽  
Decoupling Capacitor

scholarly journals Energy Efficient Signaling in Deep-submicron Technology

VLSI Design ◽  
2002 ◽  
Vol 15 (3) ◽  
pp. 563-586 ◽  
Author(s):  
Imed Ben Dhaou ◽  
Keshab K. Parhi ◽  
Hannu Tenhunen
Keyword(s):  
Power Consumption ◽  
Energy Savings ◽  
Supply Voltage ◽  
Reducing Power ◽  
Deep Submicron ◽  
Experimental Results ◽  
Cmos Process ◽  
Buffer Insertion ◽  
Crosstalk Noise ◽  
Estimation Algorithms

In deep-submicron technology, global interconnect capacitances have started reaching several orders of magnitude greater than the intrinsic capacitances of the CMOS gates. The dynamic power consumption of a CMOS gate driving a global wire is the sum of the power dissipated due to (dis)charging (i) the intrinsic capacitance of the gate, and (ii) the wire capacitance. The latter is referred to as on-chip signaling power consumption. In this paper, a scheme has been proposed for combating crosstalk noise and reducing power consumption while driving the global wire at an optimal delay. This scheme is based on reduced voltage-swing signaling combined with buffer-insertion and resizing. The buffers are inserted and resized to compensate for the speed degradation caused by scaling the supply voltage and eradicating the crosstalk noise. A new buffer insertion algorithm called VIJIM has been described here, along with accurate delay and crosstalk-noise estimation algorithms for distributed RLC wires. The experimental results show that the VIJIM algorithm inserts fewer buffers into non-critical nets than does the existing buffer-insertion algorithms. In a 0.25 mm CMOS process, the experimental results show that energy savings of over 60% can be achived if the supply voltage is reduced from 2.5 to 1.5 V.

Sign in / Sign up

Export Citation Format

Share Document