Characterization and modeling methodology for IC’s ESD susceptibility at system level using VF-TLP tester
1970 ◽
Vol 7
(1)
◽
pp. 44-49
◽
2015 ◽
Vol 2015
◽
pp. 1-10
◽