Error Correction Codes for SEU and SEFI Tolerant Memory Systems

2009 ◽  
Author(s):  
S. Pontarelli ◽  
G.C. Cardarilli ◽  
M. Re ◽  
A. Salsano
Keyword(s):  
Error Correction ◽  
Memory Systems ◽  
Error Correction Codes

Compact and High-Speed Hsiao-Based SEC-DED Codec for Cache Memory

2021 ◽  
pp. 2250004
Author(s):  
Jagannath Samanta ◽  
Akash Kewat
Keyword(s):  
Error Correction ◽  
Error Detection ◽  
High Speed ◽  
Memory Systems ◽  
Cache Memory ◽  
Error Correction Codes ◽  
Parity Check Matrix ◽  
Single Error ◽  
Check Matrix ◽  
Field Programmable

Recently, there have been continuous rising interests of multi-bit error correction codes (ECCs) for protecting memory cells from soft errors which may also enhance the reliability of memory systems. The single error correction and double error detection (SEC-DED) codes are generally employed in many high-speed memory systems. In this paper, Hsiao-based SEC-DED codes are optimized based on two proposed optimization algorithms employed in parity check matrix and error correction logic. Theoretical area complexity of SEC-DED codecs require maximum 49.29%, 18.64% and 49.21% lesser compared to the Hsiao codes [M. Y. Hsiao, A class of optimal minimum odd-weight-column SEC-DED codes, IBM J. Res. Dev. 14 (1970) 395–401], Reviriego et al. codes [P. Reviriego, S. Pontarelli, J. A. Maestro and M. Ottavi, A method to construct low delay single error correction codes for protecting data bits only, IEEE Trans. Comput.-Aided Des. Integr. Circuits Syst. 32 (2013) 479–483] and Liu et al. codes [S. Liu, P. Reviriego, L. Xiao and J. A. Maestro, A method to recover critical bits under a double error in SEC-DED protected memories, Microelectron. Reliab. 73 (2017) 92–96], respectively. Proposed codec is designed and implemented both in field programmable gate array (FPGA) and ASIC platforms. The synthesized SEC-DED codecs need 31.14% lesser LUTs than the original Hsiao code. Optimized codec is faster than the existing related codec without affecting its power consumption. These compact and faster SEC-DED codecs are employed in cache memory to enhance the reliability.

scholarly journals Deep PUF: A Highly Reliable DRAM PUF-Based Authentication for IoT Networks Using Deep Convolutional Neural Networks

Sensors ◽  
2021 ◽  
Vol 21 (6) ◽  
pp. 2009
Author(s):  
Fatemeh Najafi ◽  
Masoud Kaveh ◽  
Diego Martín ◽  
Mohammad Reza Mosavi
Keyword(s):  
Error Correction ◽  
Random Access ◽  
Error Correction Codes ◽  
Access Memory ◽  
Deep Convolutional Neural Networks ◽  
Device Identification ◽  
Physical Unclonable Functions ◽  
Server Side ◽  
Correction Technique ◽  
Reduction Methods

Traditional authentication techniques, such as cryptographic solutions, are vulnerable to various attacks occurring on session keys and data. Physical unclonable functions (PUFs) such as dynamic random access memory (DRAM)-based PUFs are introduced as promising security blocks to enable cryptography and authentication services. However, PUFs are often sensitive to internal and external noises, which cause reliability issues. The requirement of additional robustness and reliability leads to the involvement of error-reduction methods such as error correction codes (ECCs) and pre-selection schemes that cause considerable extra overheads. In this paper, we propose deep PUF: a deep convolutional neural network (CNN)-based scheme using the latency-based DRAM PUFs without the need for any additional error correction technique. The proposed framework provides a higher number of challenge-response pairs (CRPs) by eliminating the pre-selection and filtering mechanisms. The entire complexity of device identification is moved to the server side that enables the authentication of resource-constrained nodes. The experimental results from a 1Gb DDR3 show that the responses under varying conditions can be classified with at least a 94.9% accuracy rate by using CNN. After applying the proposed authentication steps to the classification results, we show that the probability of identification error can be drastically reduced, which leads to a highly reliable authentication.

Shannon capacities and error-correction codes for optical atmospheric turbulent channels

2005 ◽  
Vol 4 (9) ◽  
pp. 586 ◽  
Author(s):  
Jaime A. Anguita ◽  
Ivan B. Djordjevic ◽  
Mark A. Neifeld ◽  
Bane V. Vasic
Keyword(s):  
Error Correction ◽  
Error Correction Codes

scholarly journals Exponential Golomb and Rice Error Correction Codes for Generalized Near-Capacity Joint Source and Channel Coding

IEEE Access ◽  
2016 ◽  
Vol 4 ◽  
pp. 7154-7175 ◽  
Author(s):  
Matthew F. Brejza ◽  
Tao Wang ◽  
Wenbo Zhang ◽  
David Al-Khalili ◽  
Robert G. Maunder ◽  
...  
Keyword(s):  
Error Correction ◽  
Channel Coding ◽  
Error Correction Codes
Sign in / Sign up

Export Citation Format

Share Document