A novel design of low power double edge-triggered flip-flop

2012 ◽  
Author(s):  
Chien-Cheng Yu ◽  
Kuan-Ting Chen
Keyword(s):  
Low Power ◽  
Flip Flop ◽  
Double Edge ◽  
Novel Design

scholarly journals A HIGH-PERFORMANCE AND LOW-POWER DELAY BUFFER

2013 ◽  
pp. 78-82
Author(s):  
GOPALA KRISHNA.M ◽  
UMA SANKAR.CH ◽  
NEELIMA. S ◽  
KOTESWARA RAO.P
Keyword(s):  
Power Consumption ◽  
Low Power ◽  
High Speed ◽  
High Performance ◽  
Vlsi Design ◽  
Flip Flop ◽  
Ring Counter ◽  
Double Edge ◽  
Low Power Cmos ◽  
Cmos Vlsi

In this paper, presents circuit design of a low-power delay buffer. The proposed delay buffer uses several new techniques to reduce its power consumption. Since delay buffers are accessed sequentially, it adopts a ring-counter addressing scheme. In the ring counter, double-edge-triggered (DET) flip-flops are utilized to reduce the operating frequency by half and the C-element gated-clock strategy is proposed. Both total transistor count and the number of clocked transistors are significantly reduced to improve power consumption and speed in the flip-flop. The number of transistors is reduced by 56%-60% and the Area-Speed-Power product is reduced by 56%-63% compared to other double edge triggered flip-flops. This design is suitable for high-speed, low-power CMOS VLSI design applications.

A novel design for ultra-low power pulse-triggered D-Flip-Flop with optimized leakage power

Integration ◽  
2018 ◽  
Vol 60 ◽  
pp. 160-166 ◽  
Author(s):  
Ahmad Karimi ◽  
Abdalhossein Rezai ◽  
Mohammad Mahdi Hajhashemkhani
Keyword(s):  
Low Power ◽  
Leakage Power ◽  
Flip Flop ◽  
Ultra Low Power ◽  
Power Pulse ◽  
Novel Design

Low-Power Design of Double Edge-Triggered Static SOI D Flip-Flop

2019 ◽  
Vol 34 (1) ◽  
pp. 189-194
Author(s):  
Wan Xing ◽  
Jia Song ◽  
Du Gang
Keyword(s):  
Low Power ◽  
Low Power Design ◽  
Flip Flop ◽  
Double Edge
Sign in / Sign up

Export Citation Format

Share Document