Deterministic Path Delay Measurement Using Short Cycle Test Pattern

2017 ◽  
Author(s):  
Kentaro Kato
Keyword(s):  
Test Pattern ◽  
Path Delay ◽  
Short Cycle ◽  
Delay Measurement

A High-Precision Wide Range On-Chip Path Delay Measurement

2014 ◽  
Vol 11 (9) ◽  
pp. 450-454
Author(s):  
Neelufar Naheed Saudagar ◽  
◽  
Seema Deshmukh
Keyword(s):  
High Precision ◽  
Path Delay ◽  
Delay Measurement ◽  
Wide Range ◽  
On Chip

scholarly journals A New Hybrid Test Pattern Generator for Stuck-at –Fault and Path Delay Fault in Scan Based Bist

2018 ◽  
Vol 7 (3.27) ◽  
pp. 476
Author(s):  
C Karthikeyini ◽  
K Anandhi
Keyword(s):  
Test Pattern ◽  
Hybrid Approach ◽  
Path Delay ◽  
Speed Test ◽  
Pattern Pair ◽  
Unique Approach ◽  
Hybrid Test ◽  
Test Sets ◽  
Self Test ◽  
Pattern Generators

Testing for delay and stuck-at faults needs a pattern of two checks and test sets square measure sometimes more. Built self-test (BIST) schemes square measure enticing for such comprehensive testing. The BIST check pattern generators (TPGs) for such testing ought to be designed accustomed guarantee high pattern-pair coverage. Within the planned work, necessary and decent conditions to complete/ supreme pattern-pair coverage for consecutive circuit has been derived. A replacement check data-compression theme that's a hybrid approach between external testing and inbuilt self-test (BIST) is analyzed. The planned approach is predicated on weighted pseudorandom testing and uses a unique approach for pressing and storing the load sets. Most existing check generation tools square measure either inefficient in mechanically characteristic the longest checkable methods thanks to the high process complexness or don't support at speed test mistreatment existing sensible design-for-testability structures, like scan style. During this work a check generation methodology for scan-based synchronous consecutive circuits is conferred, below 2 at-speed check methods employed in trade. The approach provides a balanced trade-off between accuracy and potency. Experimental results show promising runtime and fault coverage enhancements over existing ways. 

Accurate and Low-cost Scheme for Network Path Delay Measurement

2013 ◽  
Vol 8 (6) ◽  
Author(s):  
Shiqiang Chen ◽  
Junfeng Wang ◽  
Yifang Qin ◽  
Xu Zhou
Keyword(s):  
Low Cost ◽  
Path Delay ◽  
Delay Measurement
Sign in / Sign up

Export Citation Format

Share Document