Fast Asynchronous Shift Register for Bit-Serial Communication

Author(s):  
R. Dobkin ◽  
R. Ginosar ◽  
A. Kolodny
Author(s):  
T. Isshiki ◽  
A. Ohta ◽  
T. Watanabe ◽  
T. Nakada ◽  
K. Akahane ◽  
...  

1988 ◽  
Vol 23 (2) ◽  
pp. 549-557 ◽  
Author(s):  
D.M. Lewis ◽  
B.W. Thomson ◽  
P.I.P. Boulton ◽  
E.S. Lee

Author(s):  
Sandeep Kakde ◽  
◽  
Rajesh Thakare S ◽  
Shailesh Kamble ◽  
Umakant Mandawkar ◽  
...  

Area and power are main design constraints in analog and digital circuits. In this paper, a low-power 8-bit shift register is implemented by using true phase single clock (TSPC) D- flip flop which is based on single clock and two clocked transistors. The proposed design successfully solves the long discharge path problem which is bound to occur in conventional type of D-Flip Flop. This paper describes 8 bit serial in parallel out (SIPO) shift register using True Single-Phase Clock(TSPC) technique which reduces an area in terms of transistor count by 85.29%.


Author(s):  
Masamitsu Tanaka ◽  
Kensuke Takata ◽  
Takahiro Kawaguchi ◽  
Yuki Ando ◽  
Nobuyuki Yoshikawa ◽  
...  

Sign in / Sign up

Export Citation Format

Share Document