Buffer block planning for interconnect planning and prediction

J. Cong;  Tianming Kong; Z.D. Pan

doi:10.1109/92.974906

Buffer block planning for interconnect planning and prediction

IEEE Transactions on Very Large Scale Integration (VLSI) Systems ◽

10.1109/92.974906 ◽

2001 ◽

Vol 9 (6) ◽

pp. 929-937 ◽

Cited By ~ 22

Author(s):

J. Cong ◽

Tianming Kong ◽

Z.D. Pan

Keyword(s):

Interconnect Planning ◽

Buffer Block ◽

Block Planning

Download Full-text

Simultaneous floorplanning and buffer block planning

Proceedings of the 2003 conference on Asia South Pacific design automation - ASPDAC ◽

10.1145/1119772.1119858 ◽

2003 ◽

Cited By ~ 4

Author(s):

Iris Hui-Ru Jiang ◽

Yao-Wen Chang ◽

Jing-Yang Jou ◽

Kai-Yuan Chao

Keyword(s):

Buffer Block ◽

Block Planning

Download Full-text

Simultaneous wiring and buffer block planning with optimal wire-sizing for interconnect-driven floorplanning

The 2004 47th Midwest Symposium on Circuits and Systems, 2004. MWSCAS '04. ◽

10.1109/mwscas.2004.1354029 ◽

2004 ◽

Author(s):

Jin-Tai Yan ◽

Chao-Hung Lu ◽

Chia-Wei Wu

Keyword(s):

Wire Sizing ◽

Buffer Block ◽

Block Planning

Download Full-text

Multi-Level Buffer Block Planning and Buffer Insertion for Large Design Circuits

IEEE Computer Society Annual Symposium on Emerging VLSI Technologies and Architectures (ISVLSI'06) ◽

10.1109/isvlsi.2006.63 ◽

2006 ◽

Cited By ~ 1

Author(s):

A. Jahanian ◽

M.S. Zamani

Keyword(s):

Buffer Insertion ◽

Multi Level ◽

Buffer Block ◽

Block Planning

Download Full-text

Routability-driven floorplanner with buffer block planning

IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems ◽

10.1109/tcad.2003.809649 ◽

2003 ◽

Vol 22 (4) ◽

pp. 470-480 ◽

Cited By ~ 11

Author(s):

Chiu-Wing Sham ◽

E.F.Y. Young

Keyword(s):

Buffer Block ◽

Block Planning

Download Full-text

Simultaneous wiring and buffer block planning with optimal wire-sizing for interconnect-driven floorplanning

IEE Proceedings - Computers and Digital Techniques ◽

10.1049/ip-cdt:20060077 ◽

2006 ◽

Vol 153 (5) ◽

pp. 335 ◽

Cited By ~ 3

Author(s):

J.-T. Yan

Keyword(s):

Wire Sizing ◽

Buffer Block ◽

Block Planning

Download Full-text

Routability driven floorplanner with buffer block planning

Proceedings of the 2002 international symposium on Physical design - ISPD '02 ◽

10.1145/505388.505402 ◽

2002 ◽

Cited By ~ 15

Author(s):

Chiu Wing Sham ◽

Evangeline F. Y. Young

Keyword(s):

Buffer Block ◽

Block Planning

Download Full-text

Buffer block planning for interconnect-driven floorplanning

1999 IEEE/ACM International Conference on Computer-Aided Design. Digest of Technical Papers (Cat. No.99CH37051) ◽

10.1109/iccad.1999.810675 ◽

2003 ◽

Cited By ~ 77

Author(s):

J. Cong ◽

Tianming Kong ◽

D.Z. Pan

Keyword(s):

Buffer Block ◽

Block Planning

Download Full-text

Simultaneous floorplanning and buffer block planning

Proceedings of the ASP-DAC Asia and South Pacific Design Automation Conference, 2003. ◽

10.1109/aspdac.2003.1195054 ◽

2003 ◽

Cited By ~ 2

Author(s):

I. Hui-Ru Jiang ◽

Yao-Wen Chang ◽

Jing-Yang Jou ◽

Kai-Yuan Chao

Keyword(s):

Buffer Block ◽

Block Planning

Download Full-text

Effect of a low-moisture buffer block on ruminal pH in lactating dairy cattle induced with subacute ruminal acidosis

Journal of Dairy Science ◽

10.3168/jds.2007-0959 ◽

2009 ◽

Vol 92 (1) ◽

pp. 352-364 ◽

Cited By ~ 19

Author(s):

K.M. Krause ◽

D.V. Dhuyvetter ◽

G.R. Oetzel

Keyword(s):

Dairy Cattle ◽

Subacute Ruminal Acidosis ◽

Ruminal Ph ◽

Ruminal Acidosis ◽

Lactating Dairy Cattle ◽

Buffer Block

Download Full-text

Interconnect planning with local area constrained retiming [logic IC layout]

2003 Design, Automation and Test in Europe Conference and Exhibition ◽

10.1109/date.2003.1253649 ◽

2003 ◽

Author(s):

Ruibing Lu ◽

Cheng-Kok Koh

Keyword(s):

Local Area ◽

Interconnect Planning

Download Full-text