Analysis of signal probability in logic circuits using stochastic models

1993 ◽  
Vol 1 (3) ◽  
pp. 365-379 ◽  
Author(s):  
A. Majumdar ◽  
S.B.K. Vrudhula
2008 ◽  
Vol 48 (8-9) ◽  
pp. 1586-1591 ◽  
Author(s):  
Denis Teixeira Franco ◽  
Maí Correia Vasconcelos ◽  
Lirida Naviner ◽  
Jean-François Naviner

2018 ◽  
Vol 28 (02) ◽  
pp. 1950032
Author(s):  
Xingjian Xu ◽  
Tian Ban ◽  
Yuehua Li

Reliability evaluation by using probabilistic computational models has become an important research field in modern digital designs. Based on the profound understanding of different reliability evaluation methods, this paper proposes a universal model for signal probability and reliability analysis of logic circuits. The proposed Signal Probability Level Matrix (SPLM) provides us with the reliability and signal probability of the entire circuit as well as individual outputs. We can deal with SPLM very flexibly depending on different applications and design constraints. The accuracy and efficiency of the proposed model have been proved and verified by representative circuits in literatures. Furthermore, the proposed model is particularly useful in reliability assessment in cascade-structure circuits such as ripple carry adders.


1955 ◽  
Vol 39 (6) ◽  
pp. 464-464
Author(s):  
John E. Anderson
Keyword(s):  

1993 ◽  
Vol 140 (6) ◽  
pp. 327-332
Author(s):  
M.-D. Shieh ◽  
C.-L. Wey ◽  
P.D. Fisher

Sign in / Sign up

Export Citation Format

Share Document