Optimal wire sizing and buffer insertion for low power and a generalized delay model

1996 ◽  
Vol 31 (3) ◽  
pp. 437-447 ◽  
Author(s):  
J. Lillis ◽  
Chung-Kuan Cheng ◽  
T.-T.Y. Lin
Sign in / Sign up

Export Citation Format

Share Document