Sulfurization of SiO2surface for polycrystalline silicon growth on SiO2/Si structure at 250 °C

1994 ◽  
Vol 64 (8) ◽  
pp. 1024-1026 ◽  
Author(s):  
K. C. Wang ◽  
H. L. Hwang ◽  
T. R. Yew
1993 ◽  
Vol 140 (4) ◽  
pp. 1110-1117
Author(s):  
M. E. Grupen‐Shemansky ◽  
H. M. Liaw ◽  
B. Vasquez ◽  
S. L. Sundaram

2020 ◽  
Vol 705 ◽  
pp. 137978 ◽  
Author(s):  
Edris Khorani ◽  
Tudor E. Scheul ◽  
Antulio Tarazona ◽  
John Nutter ◽  
Tasmiat Rahman ◽  
...  

2003 ◽  
Vol 762 ◽  
Author(s):  
M. S. Mason ◽  
C.M. Chen ◽  
H.A. Atwater

AbstractWe investigate low-temperature epitaxial growth of thin silicon films on Si [100] substrates and polycrystalline template layers formed by selective nucleation and solid phase epitaxy (SNSPE). We have grown 300 nm thick epitaxial layers at 300°C on silicon [100] substrates using a high H2:SiH4 ratio of 70:1. Transmission electron microscopy confirms that the films are epitaxial with a periodic array of stacking faults and are highly twinned after approximately 240 nm of growth. Evidence is also presented for epitaxial growth on polycrystalline SNSPE templates under the same growth conditions.


1990 ◽  
Vol 16 (3) ◽  
pp. 438-446
Author(s):  
Kenji Hashimoto ◽  
Kouichi Miura ◽  
Takao Masuda ◽  
Masaaki Toma ◽  
Hiroyuki Sawai ◽  
...  

1995 ◽  
Vol 77 (2) ◽  
pp. 646-652 ◽  
Author(s):  
H. Kakinuma ◽  
M. Mohri ◽  
T. Tsuruoka

Author(s):  
John F. Walker ◽  
J C Reiner ◽  
C Solenthaler

The high spatial resolution available from TEM can be used with great advantage in the field of microelectronics to identify problems associated with the continually shrinking geometries of integrated circuit technology. In many cases the location of the problem can be the most problematic element of sample preparation. Focused ion beams (FIB) have previously been used to prepare TEM specimens, but not including using the ion beam imaging capabilities to locate a buried feature of interest. Here we describe how a defect has been located using the ability of a FIB to both mill a section and to search for a defect whose precise location is unknown. The defect is known from electrical leakage measurements to be a break in the gate oxide of a field effect transistor. The gate is a square of polycrystalline silicon, approximately 1μm×1μm, on a silicon dioxide barrier which is about 17nm thick. The break in the oxide can occur anywhere within that square and is expected to be less than 100nm in diameter.


Sign in / Sign up

Export Citation Format

Share Document