Circuit partitioning algorithm for low-power design under area constraints using simulated annealing

1999 ◽  
Vol 146 (1) ◽  
pp. 8 ◽  
Author(s):  
I.-S. Choi ◽  
S.-Y. Hwang
Keyword(s):  
Simulated Annealing ◽  
Low Power ◽  
Low Power Design ◽  
Circuit Partitioning ◽  
Partitioning Algorithm

Power mad [low-power design]

2004 ◽  
Vol 18 (3) ◽  
pp. 37
Author(s):  
J. Frenkil
Keyword(s):  
Low Power ◽  
Low Power Design

scholarly journals Low Power Digital Multimedia Telecommunication Designs

VLSI Design ◽  
2001 ◽  
Vol 12 (3) ◽  
pp. 301-315 ◽  
Author(s):  
Koon-Shik Cho ◽  
Jun-Dong Cho
Keyword(s):  
Motion Estimation ◽  
Low Power ◽  
Communication Systems ◽  
Matched Filter ◽  
Optimization Technique ◽  
Low Power Design ◽  
Multimedia Systems ◽  
Wireless Multimedia ◽  
Design Constraint ◽  
Power Capability

The increasing prominence of wireless multimedia systems and the need to limit power capability in very-high density VLSI chips have led to rapid and innovative developments in low-power design. Power reduction has emerged as a significant design constraint in VLSI design. The need for wireless multimedia systems leads to much higher power consumption than traditional portable applications. This paper presents possible optimization technique to reduce the energy consumption for wireless multimedia communication systems. Four topics are presented in the wireless communication systems subsection which deal with architectures such as PN acquisition, parallel correlator, matched filter and channel coding. Two topics include the IDCT and motion estimation in multimedia application.These topics consider algorithms and architectures for low power design such as using hybrid architecture in PN acquisition, analyzing the algorithm and optimizing the sample storage in parallel correlator, using complex matched filter that analog operational circuits controlled by digital signals, adopting bit serial arithmetic for the ACS operation in viterbi decoder, using CRC to adaptively terminate the SOVA iteration in turbo decoder, using codesign in RS codec, disabling the processing elements as soon as the distortion values become great than the minimum distortion value in motion estimation, and exploiting the relative occurrence of zero-valued DCT coefficient in IDCT.

Low-Power Design Using the Si2 Common Power Format

2012 ◽  
Vol 29 (2) ◽  
pp. 62-70 ◽  
Author(s):  
Susan Carver ◽  
Anmol Mathur ◽  
Lalit Sharma ◽  
Prasad Subbarao ◽  
Steve Urish ◽  
...  
Keyword(s):  
Low Power ◽  
Low Power Design
Sign in / Sign up

Export Citation Format

Share Document