High-throughput turbo decoder using pipelined parallel architecture and collision-free interleaver

2012 ◽  
Vol 6 (11) ◽  
pp. 1416 ◽  
Author(s):  
S.M. Karim ◽  
I. Chakrabarti
2017 ◽  
Vol 2 (3) ◽  
pp. 252 ◽  
Author(s):  
Maurizio Martina ◽  
Andrea Molino ◽  
Fabrizio Vacca ◽  
Guido Masera ◽  
Guido Montorsi

The complete design of a new high throughput adaptive turbo decoder is described. The developed system isprogrammable in terms of block length, code rate and modulation scheme, which can be dinamically changed from frame to frame, according to varied channel conditions or user requirements. A parallel architecture with 16 concurrent SISOs has been adopted to achieve a decoding throughput as high as 35 Mbit/s with 10 iterations, while error correcting performance are within 1dB from the capacity limit. The whole system, including the iterativedecoder itself, de-mapping and de-puncturing units, as well as the input double buffer, has been mapped to a single FPGA device, running at 80 MHz, with a percentage occupation of 54%.


2008 ◽  
Vol 57 (3) ◽  
pp. 349-361 ◽  
Author(s):  
Camille Leroux ◽  
Christophe Jégo ◽  
Patrick Adde ◽  
Michel Jézéquel

2014 ◽  
Vol 61 (5) ◽  
pp. 1376-1389 ◽  
Author(s):  
Guohui Wang ◽  
Hao Shen ◽  
Yang Sun ◽  
Joseph R. Cavallaro ◽  
Aida Vosoughi ◽  
...  

Sign in / Sign up

Export Citation Format

Share Document