Proceedings of the international workshop on System-level interconnect prediction - SLIP'06
Latest Publications

TOTAL DOCUMENTS

(FIVE YEARS 0)

H-INDEX

(FIVE YEARS 0)

Published By ACM Press

1595932550

Latest Documents Most Cited Documents Contributed Authors Related Sources Related Keywords

Energy/area/delay trade-offs in the physical design of on-chip segmented bus architecture

Proceedings of the international workshop on System-level interconnect prediction - SLIP'06 ◽

10.1145/1117278.1117294 ◽

2006 ◽

Cited By ~ 5

Author(s):

Jin Guo ◽

Antonis Papanikolaou ◽

Pol Marchal ◽

Francky Catthoor

Keyword(s):

Physical Design ◽

Trade Offs ◽

On Chip ◽

Bus Architecture

Download Full-text

Constant impedance scaling paradigm for interconnect synthesis

Proceedings of the international workshop on System-level interconnect prediction - SLIP'06 ◽

10.1145/1117278.1117298 ◽

2006 ◽

Cited By ~ 1

Author(s):

J. Balachandran ◽

S. Brebels ◽

G. Carchon ◽

M. Kuijk ◽

W. De Raedt ◽

...

Keyword(s):

Impedance Scaling ◽

Constant Impedance

Download Full-text

An overview of on-chip interconnect variation

Proceedings of the international workshop on System-level interconnect prediction - SLIP'06 ◽

10.1145/1117278.1117284 ◽

2006 ◽

Cited By ~ 10

Author(s):

Lou Scheffer

Keyword(s):

On Chip

Download Full-text

Modeling and analysis of the system bus latency on the SoC platform

Proceedings of the international workshop on System-level interconnect prediction - SLIP'06 ◽

10.1145/1117278.1117293 ◽

2006 ◽

Cited By ~ 18

Author(s):

Young-Sin Cho ◽

Eun-Ju Choi ◽

Kyoung-Rok Cho

Keyword(s):

Modeling And Analysis

Download Full-text

Difficulty of predicting interconnect delay in a timing driven FPGA CAD flow

Proceedings of the international workshop on System-level interconnect prediction - SLIP'06 ◽

10.1145/1117278.1117280 ◽

2006 ◽

Cited By ~ 11

Author(s):

Valavan Manohararajah ◽

Gordon R. Chiu ◽

Deshanand P. Singh ◽

Stephen D. Brown

Keyword(s):

Interconnect Delay

Download Full-text

Congestion modeling for reconfigurable inter-processor networks

Proceedings of the international workshop on System-level interconnect prediction - SLIP'06 ◽

10.1145/1117278.1117292 ◽

2006 ◽

Cited By ~ 2

Author(s):

W. Heirman ◽

J. Dambre ◽

J. Van Campenhout

Download Full-text

Statistical crosstalk aggressor alignment aware interconnect delay calculation

Proceedings of the international workshop on System-level interconnect prediction - SLIP'06 ◽

10.1145/1117278.1117297 ◽

2006 ◽

Cited By ~ 9

Author(s):

Andrew B. Kahng ◽

Bao Liu ◽

Xu Xu

Keyword(s):

Interconnect Delay

Download Full-text

The routability of multiprocessor network topologies in FPGAs

Proceedings of the international workshop on System-level interconnect prediction - SLIP'06 ◽

10.1145/1117278.1117290 ◽

2006 ◽

Cited By ~ 7

Author(s):

Manuel Saldaña ◽

Lesley Shannon ◽

Paul Chow

Keyword(s):

Network Topologies

Download Full-text

Statistical analysis and optimization in the presence of gate and interconnect delay variations

Proceedings of the international workshop on System-level interconnect prediction - SLIP'06 ◽

10.1145/1117278.1117287 ◽

2006 ◽

Cited By ~ 1

Author(s):

Chandu Visweswariah

Keyword(s):

Statistical Analysis ◽

Interconnect Delay ◽

Delay Variations

Download Full-text

A tale of two nets

Proceedings of the international workshop on System-level interconnect prediction - SLIP'06 ◽

10.1145/1117278.1117282 ◽

2006 ◽

Cited By ~ 6

Author(s):

Andrew B. Kahng ◽

Sherief Reda

Download Full-text

Proceedings of the international workshop on System-level interconnect prediction - SLIP'06Latest Publications

TOTAL DOCUMENTS

H-INDEX

Published By ACM Press

Energy/area/delay trade-offs in the physical design of on-chip segmented bus architecture

Constant impedance scaling paradigm for interconnect synthesis

An overview of on-chip interconnect variation

Modeling and analysis of the system bus latency on the SoC platform

Difficulty of predicting interconnect delay in a timing driven FPGA CAD flow

Congestion modeling for reconfigurable inter-processor networks

Statistical crosstalk aggressor alignment aware interconnect delay calculation

The routability of multiprocessor network topologies in FPGAs

Statistical analysis and optimization in the presence of gate and interconnect delay variations

A tale of two nets

Proceedings of the international workshop on System-level interconnect prediction - SLIP'06
Latest Publications