Proceedings. Ninth International Workshop on Rapid System Prototyping (Cat. No.98TB100237)
Latest Publications

TOTAL DOCUMENTS

(FIVE YEARS 0)

H-INDEX

(FIVE YEARS 0)

Published By IEEE

0818684798

Latest Documents Most Cited Documents Contributed Authors Related Sources Related Keywords

OMI-compliant model for virtual emulation

Proceedings. Ninth International Workshop on Rapid System Prototyping (Cat. No.98TB100237) ◽

10.1109/iwrsp.1998.676670 ◽

2002 ◽

Author(s):

D. Dozza ◽

R. Rambaldi ◽

M. Borgatti ◽

R. Guerrieri

Download Full-text

HW/SW cosynthesis using statecharts and symbolic timing diagrams

Proceedings. Ninth International Workshop on Rapid System Prototyping (Cat. No.98TB100237) ◽

10.1109/iwrsp.1998.676694 ◽

2002 ◽

Cited By ~ 1

Author(s):

K. Luth ◽

J. Niehaus ◽

T. Peikenkamp

Keyword(s):

Timing Diagrams

Download Full-text

A library of memory controllers for an image processing prototyping system

Proceedings. Ninth International Workshop on Rapid System Prototyping (Cat. No.98TB100237) ◽

10.1109/iwrsp.1998.676690 ◽

2002 ◽

Author(s):

F. Lisa-Mingo ◽

J. Carrabina

Keyword(s):

Image Processing

Download Full-text

A technique for combined virtual prototyping and hardware design

Proceedings. Ninth International Workshop on Rapid System Prototyping (Cat. No.98TB100237) ◽

10.1109/iwrsp.1998.676685 ◽

2002 ◽

Cited By ~ 1

Author(s):

P. Schaumont ◽

G. Vanmeerbeeck ◽

E. Watzeels ◽

S. Vernalde ◽

M. Engels ◽

...

Keyword(s):

Virtual Prototyping ◽

Hardware Design

Download Full-text

The STEP standard as an approach for design and prototyping

Proceedings. Ninth International Workshop on Rapid System Prototyping (Cat. No.98TB100237) ◽

10.1109/iwrsp.1998.676674 ◽

2002 ◽

Author(s):

A. Plantec ◽

V. Ribaud

Keyword(s):

Step Standard

Download Full-text

Implementation of an RTLS blind equalization algorithm on DSP

Proceedings. Ninth International Workshop on Rapid System Prototyping (Cat. No.98TB100237) ◽

10.1109/iwrsp.1998.676684 ◽

2002 ◽

Author(s):

P. Vandaele ◽

G. Rombouts ◽

M. Moonen

Keyword(s):

Blind Equalization ◽

Equalization Algorithm

Download Full-text

Rapid prototyping of parallel processing systems on TESH network

Proceedings. Ninth International Workshop on Rapid System Prototyping (Cat. No.98TB100237) ◽

10.1109/iwrsp.1998.676663 ◽

2002 ◽

Cited By ~ 6

Author(s):

B.M. Maziarz ◽

V.K. Jain

Keyword(s):

Parallel Processing ◽

Rapid Prototyping

Download Full-text

Code generation of data dominated DSP applications for FPGA targets

Proceedings. Ninth International Workshop on Rapid System Prototyping (Cat. No.98TB100237) ◽

10.1109/iwrsp.1998.676686 ◽

2002 ◽

Cited By ~ 10

Author(s):

J. Dalcolmo ◽

R. Lauwereins ◽

M. Ade

Keyword(s):

Code Generation ◽

Dsp Applications

Download Full-text

Behavioral emulation of synthesized RT-level descriptions using VLIW architectures

Proceedings. Ninth International Workshop on Rapid System Prototyping (Cat. No.98TB100237) ◽

10.1109/iwrsp.1998.676671 ◽

2002 ◽

Cited By ~ 4

Author(s):

T. Buchholz ◽

G. Haug ◽

U. Kebschull ◽

G. Koch ◽

W. Rosenstiel

Keyword(s):

Vliw Architectures

Download Full-text

Reusable architecture templates and automatic specification mapping for the efficient implementation of ATM protocols

Proceedings. Ninth International Workshop on Rapid System Prototyping (Cat. No.98TB100237) ◽

10.1109/iwrsp.1998.676667 ◽

2002 ◽

Cited By ~ 1

Author(s):

N.S. Voros ◽

V. Mariatos ◽

M. Birbas ◽

A. Birbas ◽

N. Petrellis ◽

...

Keyword(s):

Efficient Implementation

Download Full-text

Proceedings. Ninth International Workshop on Rapid System Prototyping (Cat. No.98TB100237)Latest Publications

TOTAL DOCUMENTS

H-INDEX

Published By IEEE

OMI-compliant model for virtual emulation

HW/SW cosynthesis using statecharts and symbolic timing diagrams

A library of memory controllers for an image processing prototyping system

A technique for combined virtual prototyping and hardware design

The STEP standard as an approach for design and prototyping

Implementation of an RTLS blind equalization algorithm on DSP

Rapid prototyping of parallel processing systems on TESH network

Code generation of data dominated DSP applications for FPGA targets

Behavioral emulation of synthesized RT-level descriptions using VLIW architectures

Reusable architecture templates and automatic specification mapping for the efficient implementation of ATM protocols

Proceedings. Ninth International Workshop on Rapid System Prototyping (Cat. No.98TB100237)
Latest Publications