International Verilog HDL Conference
Latest Publications

TOTAL DOCUMENTS

18

(FIVE YEARS 0)

H-INDEX

3

(FIVE YEARS 0)

Published By IEEE

0818656557

Latest Documents Most Cited Documents Contributed Authors Related Sources Related Keywords

Verilog library development using Cadence Central Delay Calculator

International Verilog HDL Conference ◽

10.1109/ivc.1994.323739 ◽

2002 ◽

Author(s):

P.X. Nguyen

Keyword(s):

Library Development ◽

Central Delay

Download Full-text

The one million gate ASIC challenge: not with behavioral modeling and synthesis

International Verilog HDL Conference ◽

10.1109/ivc.1994.323745 ◽

2002 ◽

Author(s):

S. Meyer

Keyword(s):

Behavioral Modeling ◽

The One

Download Full-text

Fully specified verification simulation

International Verilog HDL Conference ◽

10.1109/ivc.1994.323752 ◽

2002 ◽

Cited By ~ 1

Author(s):

K.W.Y. Chow

Download Full-text

Standard Verilog-VHDL interoperability

International Verilog HDL Conference ◽

10.1109/ivc.1994.323755 ◽

2002 ◽

Cited By ~ 1

Author(s):

V. Berman

Download Full-text

Automatic behavioral Verilog model generation using engineering parameters

International Verilog HDL Conference ◽

10.1109/ivc.1994.323740 ◽

2002 ◽

Author(s):

C.B. Kim

Keyword(s):

Model Generation ◽

Engineering Parameters

Download Full-text

Optimizing compiled Verilog

International Verilog HDL Conference ◽

10.1109/ivc.1994.323753 ◽

2002 ◽

Cited By ~ 1

Author(s):

R. Allen ◽

M. McNamara

Download Full-text

Verilog simulation of Xilinx designs

International Verilog HDL Conference ◽

10.1109/ivc.1994.323742 ◽

2002 ◽

Cited By ~ 5

Author(s):

C.E. Cummings

Keyword(s):

Verilog Simulation

Download Full-text

Timing modeling of datapath layout for synthesis

International Verilog HDL Conference ◽

10.1109/ivc.1994.323744 ◽

2002 ◽

Author(s):

B. Sharma ◽

M. Mahmood ◽

A. Ginetti

Download Full-text

Verilog HDL based FPGA design

International Verilog HDL Conference ◽

10.1109/ivc.1994.323743 ◽

2002 ◽

Cited By ~ 4

Author(s):

G. Gannot ◽

M. Ligthart

Keyword(s):

Fpga Design ◽

Verilog Hdl

Download Full-text

Generating ASIC test vectors with Verilog

International Verilog HDL Conference ◽

10.1109/ivc.1994.323746 ◽

2002 ◽

Author(s):

C.E. Cummings

Keyword(s):

Test Vectors

Download Full-text