Proceedings of the 16th annual international symposium on Computer architecture - ISCA '89
Latest Publications

TOTAL DOCUMENTS

(FIVE YEARS 0)

H-INDEX

(FIVE YEARS 0)

Published By ACM Press

0897913191

Latest Documents Most Cited Documents Contributed Authors Related Sources Related Keywords

R256: a research parallel processor for scientific computation

Proceedings of the 16th annual international symposium on Computer architecture - ISCA '89 ◽

10.1145/74925.74964 ◽

1989 ◽

Cited By ~ 2

Author(s):

T. Fukazawa ◽

T. Kimura ◽

M. Tomizawa ◽

K. Takeda ◽

Y. Itoh

Keyword(s):

Parallel Processor ◽

Scientific Computation

Download Full-text

Exploiting data parallelism in signal processing on a dataflow machine

Proceedings of the 16th annual international symposium on Computer architecture - ISCA '89 ◽

10.1145/74925.74932 ◽

1989 ◽

Author(s):

P. Nitezki

Keyword(s):

Signal Processing ◽

Data Parallelism

Download Full-text

Analysis of computation-communication issues in dynamic dataflow architectures

Proceedings of the 16th annual international symposium on Computer architecture - ISCA '89 ◽

10.1145/74925.74962 ◽

1989 ◽

Author(s):

D.S. Ghosal ◽

S. K. Tripathi ◽

L. N. Bhuyan ◽

H. Jiang

Download Full-text

An architecture of a dataflow single chip processor

Proceedings of the 16th annual international symposium on Computer architecture - ISCA '89 ◽

10.1145/74925.74931 ◽

1989 ◽

Cited By ~ 47

Author(s):

S. Sakai ◽

y. Yamaguchi ◽

K. Hiraki ◽

Y. Kodama ◽

T. Yuba

Keyword(s):

Single Chip

Download Full-text

Exploring the benefits of multiple hardware contexts in a multiprocessor architecture: preliminary results

Proceedings of the 16th annual international symposium on Computer architecture - ISCA '89 ◽

10.1145/74925.74956 ◽

1989 ◽

Cited By ~ 41

Author(s):

W.-D. Weber ◽

A. Gupta

Keyword(s):

Preliminary Results ◽

Multiprocessor Architecture

Download Full-text

The impact of code density on instruction cache performance

Proceedings of the 16th annual international symposium on Computer architecture - ISCA '89 ◽

10.1145/74925.74954 ◽

1989 ◽

Cited By ~ 3

Author(s):

P. Steenkiste

Keyword(s):

Cache Performance ◽

Instruction Cache ◽

The Impact ◽

Code Density

Download Full-text

A high performance Prolog processor with multiple function units

Proceedings of the 16th annual international symposium on Computer architecture - ISCA '89 ◽

10.1145/74925.74948 ◽

1989 ◽

Author(s):

A. Singhal ◽

Y. N. Patt

Keyword(s):

High Performance ◽

Multiple Function

Download Full-text

An aperiodic storage scheme to reduce memory conflicts in vector processors

Proceedings of the 16th annual international symposium on Computer architecture - ISCA '89 ◽

10.1145/74925.74968 ◽

1989 ◽

Cited By ~ 1

Author(s):

S. Weiss

Keyword(s):

Storage Scheme ◽

Vector Processors ◽

Memory Conflicts

Download Full-text

Logic simulation on massively parallel architectures

Proceedings of the 16th annual international symposium on Computer architecture - ISCA '89 ◽

10.1145/74925.74963 ◽

1989 ◽

Cited By ~ 1

Author(s):

S. Kravitz ◽

R. E. Bryant ◽

R. Rutenbar

Keyword(s):

Parallel Architectures ◽

Massively Parallel ◽

Logic Simulation ◽

Massively Parallel Architectures

Download Full-text

Multi-level shared caching techniques for scalability in VMP-M/C

Proceedings of the 16th annual international symposium on Computer architecture - ISCA '89 ◽

10.1145/74925.74928 ◽

1989 ◽

Cited By ~ 10

Author(s):

D. R. Cheriton ◽

H. A. Goosen ◽

P. D. Boyle

Keyword(s):

Multi Level

Download Full-text

Proceedings of the 16th annual international symposium on Computer architecture - ISCA '89Latest Publications

TOTAL DOCUMENTS

H-INDEX

Published By ACM Press

R256: a research parallel processor for scientific computation

Exploiting data parallelism in signal processing on a dataflow machine

Analysis of computation-communication issues in dynamic dataflow architectures

An architecture of a dataflow single chip processor

Exploring the benefits of multiple hardware contexts in a multiprocessor architecture: preliminary results

The impact of code density on instruction cache performance

A high performance Prolog processor with multiple function units

An aperiodic storage scheme to reduce memory conflicts in vector processors

Logic simulation on massively parallel architectures

Multi-level shared caching techniques for scalability in VMP-M/C

Proceedings of the 16th annual international symposium on Computer architecture - ISCA '89
Latest Publications