Proceedings of 1995 1st IEEE Symposium on High Performance Computer Architecture
Latest Publications

TOTAL DOCUMENTS

(FIVE YEARS 0)

H-INDEX

(FIVE YEARS 0)

Published By IEEE Comput. Soc. Press

0818664452

Latest Documents Most Cited Documents Contributed Authors Related Sources Related Keywords

Fault-tolerant adaptive routing for two-dimensional meshes

Proceedings of 1995 1st IEEE Symposium on High Performance Computer Architecture ◽

10.1109/hpca.1995.386549 ◽

2002 ◽

Cited By ~ 31

Author(s):

C.M. Cunningham ◽

D.R. Avresky

Keyword(s):

Fault Tolerant ◽

Adaptive Routing ◽

Two Dimensional

Download Full-text

Modeling virtual channel flow control in hypercubes

Proceedings of 1995 1st IEEE Symposium on High Performance Computer Architecture ◽

10.1109/hpca.1995.386545 ◽

2002 ◽

Cited By ~ 1

Author(s):

Y.M. Boura ◽

C.R. Das

Keyword(s):

Flow Control ◽

Channel Flow ◽

Virtual Channel

Download Full-text

Access ordering and memory-conscious cache utilization

Proceedings of 1995 1st IEEE Symposium on High Performance Computer Architecture ◽

10.1109/hpca.1995.386537 ◽

2002 ◽

Cited By ~ 29

Author(s):

S.A. Mckee ◽

W.A. Wulf

Download Full-text

Thread prioritization: a thread scheduling mechanism for multiple-context parallel processors

Proceedings of 1995 1st IEEE Symposium on High Performance Computer Architecture ◽

10.1109/hpca.1995.386541 ◽

2002 ◽

Cited By ~ 3

Author(s):

S. Fiske ◽

W.J. Dally

Keyword(s):

Parallel Processors ◽

Thread Scheduling ◽

Multiple Context

Download Full-text

Effectiveness of hardware-based stride and sequential prefetching in shared-memory multiprocessors

Proceedings of 1995 1st IEEE Symposium on High Performance Computer Architecture ◽

10.1109/hpca.1995.386554 ◽

2002 ◽

Cited By ~ 13

Author(s):

F. Dahlgren ◽

P. Stenstrom

Keyword(s):

Shared Memory ◽

Shared Memory Multiprocessors

Download Full-text

Implementation of atomic primitives on distributed shared memory multiprocessors

Proceedings of 1995 1st IEEE Symposium on High Performance Computer Architecture ◽

10.1109/hpca.1995.386540 ◽

2002 ◽

Cited By ~ 8

Author(s):

M.M. Michael ◽

M.L. Scott

Keyword(s):

Shared Memory ◽

Distributed Shared Memory ◽

Shared Memory Multiprocessors

Download Full-text

Toward high communication performance through compiled communications on a circuit switched interconnection network

Proceedings of 1995 1st IEEE Symposium on High Performance Computer Architecture ◽

10.1109/hpca.1995.386556 ◽

2002 ◽

Cited By ~ 9

Author(s):

F. Cappello ◽

C. Germain

Keyword(s):

Interconnection Network ◽

Communication Performance

Download Full-text

Reducing communication latency with path multiplexing: in optically interconnected multiprocessor systems

Proceedings of 1995 1st IEEE Symposium on High Performance Computer Architecture ◽

10.1109/hpca.1995.386557 ◽

2002 ◽

Cited By ~ 4

Author(s):

Chunming Qiao ◽

R. Melhem

Keyword(s):

Multiprocessor Systems ◽

Communication Latency

Download Full-text

The effects of STEF in finely parallel multithreaded processors

Proceedings of 1995 1st IEEE Symposium on High Performance Computer Architecture ◽

10.1109/hpca.1995.386531 ◽

2002 ◽

Author(s):

Yamin Li ◽

Wanming Chu

Keyword(s):

Multithreaded Processors

Download Full-text

An initial evaluation of the Convex SPP-1000 for earth and space science applications

Proceedings of 1995 1st IEEE Symposium on High Performance Computer Architecture ◽

10.1109/hpca.1995.386544 ◽

2002 ◽

Cited By ~ 3

Author(s):

T.L. Sterling ◽

D.F. Savarese ◽

P.R. Merkey ◽

J.P. Gardner

Keyword(s):

Space Science ◽

Initial Evaluation

Download Full-text

Proceedings of 1995 1st IEEE Symposium on High Performance Computer ArchitectureLatest Publications

TOTAL DOCUMENTS

H-INDEX

Published By IEEE Comput. Soc. Press

Fault-tolerant adaptive routing for two-dimensional meshes

Modeling virtual channel flow control in hypercubes

Access ordering and memory-conscious cache utilization

Thread prioritization: a thread scheduling mechanism for multiple-context parallel processors

Effectiveness of hardware-based stride and sequential prefetching in shared-memory multiprocessors

Implementation of atomic primitives on distributed shared memory multiprocessors

Toward high communication performance through compiled communications on a circuit switched interconnection network

Reducing communication latency with path multiplexing: in optically interconnected multiprocessor systems

The effects of STEF in finely parallel multithreaded processors

An initial evaluation of the Convex SPP-1000 for earth and space science applications

Proceedings of 1995 1st IEEE Symposium on High Performance Computer Architecture
Latest Publications