Proceedings Third International Symposium on High-Performance Computer Architecture
Latest Publications

TOTAL DOCUMENTS

(FIVE YEARS 0)

H-INDEX

(FIVE YEARS 0)

Published By IEEE

0818677643

Latest Documents Most Cited Documents Contributed Authors Related Sources Related Keywords

Towards a communication characterization methodology for parallel applications

Proceedings Third International Symposium on High-Performance Computer Architecture ◽

10.1109/hpca.1997.569693 ◽

2002 ◽

Cited By ~ 24

Author(s):

S. Chodnekar ◽

V. Srinivasan ◽

A.S. Vaidya ◽

A. Sivasubramaniam ◽

C.R. Das

Keyword(s):

Parallel Applications

Download Full-text

A framework for statistical modeling of superscalar processor performance

Proceedings Third International Symposium on High-Performance Computer Architecture ◽

10.1109/hpca.1997.569691 ◽

2002 ◽

Cited By ~ 36

Author(s):

D.B. Noonburg ◽

J.P. Shen

Keyword(s):

Statistical Modeling ◽

Superscalar Processor ◽

Processor Performance

Download Full-text

Multiple branch and block prediction

Proceedings Third International Symposium on High-Performance Computer Architecture ◽

10.1109/hpca.1997.569645 ◽

2002 ◽

Cited By ~ 8

Author(s):

S. Wallace ◽

N. Bagherzadeh

Download Full-text

A performance comparison of hierarchical ring- and mesh-connected multiprocessor networks

Proceedings Third International Symposium on High-Performance Computer Architecture ◽

10.1109/hpca.1997.569606 ◽

2002 ◽

Cited By ~ 26

Author(s):

G. Ravindran ◽

M. Stumm

Keyword(s):

Performance Comparison ◽

A Performance

Download Full-text

Software DSM protocols that adapt between single writer and multiple writer

Proceedings Third International Symposium on High-Performance Computer Architecture ◽

10.1109/hpca.1997.569681 ◽

2002 ◽

Cited By ~ 24

Author(s):

C. Amza ◽

A.L. Cox ◽

S. Dwarkadas ◽

W. Zwaenepoel

Keyword(s):

Software Dsm

Download Full-text

Datapath design for a VLIW video signal processor

Proceedings Third International Symposium on High-Performance Computer Architecture ◽

10.1109/hpca.1997.569593 ◽

2002 ◽

Cited By ~ 7

Author(s):

A. Wolfe ◽

J. Fritts ◽

S. Dutta ◽

E.S.T. Fernandes

Keyword(s):

Video Signal ◽

Signal Processor

Download Full-text

Design issues and tradeoffs for write buffers

Proceedings Third International Symposium on High-Performance Computer Architecture ◽

10.1109/hpca.1997.569650 ◽

2002 ◽

Cited By ~ 25

Author(s):

K. Skadron ◽

D.W. Clark

Keyword(s):

Design Issues

Download Full-text

Control flow speculation in multiscalar processors

Proceedings Third International Symposium on High-Performance Computer Architecture ◽

10.1109/hpca.1997.569673 ◽

2002 ◽

Cited By ~ 23

Author(s):

Q. Jacobson ◽

S. Bennett ◽

N. Sharma ◽

J.E. Smith

Keyword(s):

Control Flow

Download Full-text

Architectural support for reducing communication overhead in multiprocessor interconnection networks

Proceedings Third International Symposium on High-Performance Computer Architecture ◽

10.1109/hpca.1997.569699 ◽

2002 ◽

Cited By ~ 1

Author(s):

B. Vien Dao ◽

S. Yalamanchili ◽

J. Duato

Keyword(s):

Interconnection Networks ◽

Communication Overhead ◽

Architectural Support ◽

Multiprocessor Interconnection Networks ◽

Multiprocessor Interconnection

Download Full-text

Multicast on irregular switch-based networks with wormhole routing

Proceedings Third International Symposium on High-Performance Computer Architecture ◽

10.1109/hpca.1997.569602 ◽

2002 ◽

Cited By ~ 34

Author(s):

R. Kesavan ◽

K. Bondalapati ◽

D.K. Panda

Keyword(s):

Wormhole Routing

Download Full-text

Proceedings Third International Symposium on High-Performance Computer ArchitectureLatest Publications

TOTAL DOCUMENTS

H-INDEX

Published By IEEE

Towards a communication characterization methodology for parallel applications

A framework for statistical modeling of superscalar processor performance

Multiple branch and block prediction

A performance comparison of hierarchical ring- and mesh-connected multiprocessor networks

Software DSM protocols that adapt between single writer and multiple writer

Datapath design for a VLIW video signal processor

Design issues and tradeoffs for write buffers

Control flow speculation in multiscalar processors

Architectural support for reducing communication overhead in multiprocessor interconnection networks

Multicast on irregular switch-based networks with wormhole routing

Proceedings Third International Symposium on High-Performance Computer Architecture
Latest Publications