Proceedings 12th International Symposium on System Synthesis
Latest Publications

TOTAL DOCUMENTS

(FIVE YEARS 0)

H-INDEX

(FIVE YEARS 0)

Published By IEEE Comput. Soc

076950356x

Latest Documents Most Cited Documents Contributed Authors Related Sources Related Keywords

Catalyst: a DSIP design flow development in industry

Proceedings 12th International Symposium on System Synthesis ◽

10.1109/isss.1999.814270 ◽

2003 ◽

Author(s):

W. De Rammelaere ◽

K. Eckert ◽

E. Hilkens ◽

T. Lawell ◽

R. McGarity ◽

...

Keyword(s):

Design Flow ◽

Flow Development

Download Full-text

Efficient scheduling of DSP code on processors with distributed register files

Proceedings 12th International Symposium on System Synthesis ◽

10.1109/isss.1999.814267 ◽

2003 ◽

Cited By ~ 5

Author(s):

B. Mesman ◽

C.A. Alba Pinto ◽

K. van Eijk

Keyword(s):

Download Full-text

Exploration and synthesis of dynamic data sets in telecom network applications

Proceedings 12th International Symposium on System Synthesis ◽

10.1109/isss.1999.814265 ◽

2003 ◽

Cited By ~ 4

Author(s):

Ch. Ykman-Couvreur ◽

J. Lambrecht ◽

D. Verkest ◽

F. Catthoor ◽

H. De Man

Keyword(s):

Data Sets ◽

Dynamic Data ◽

Network Applications ◽

Telecom Network

Download Full-text

RTGEN: an algorithm for automatic generation of reservation tables from architectural descriptions

Proceedings 12th International Symposium on System Synthesis ◽

10.1109/isss.1999.814259 ◽

2003 ◽

Cited By ~ 14

Author(s):

P. Grun ◽

A. Halambi ◽

N. Dutt ◽

A. Nicolau

Keyword(s):

Automatic Generation

Download Full-text

Optimized system synthesis of complex RT level building blocks from multirate dataflow graphs

Proceedings 12th International Symposium on System Synthesis ◽

10.1109/isss.1999.814258 ◽

2003 ◽

Cited By ~ 9

Author(s):

J. Horstmannshoff ◽

H. Meyr

Keyword(s):

Building Blocks ◽

Dataflow Graphs ◽

System Synthesis ◽

Level Building

Download Full-text

A graph theoretic approach for design and synthesis of multiplierless FIR filters

Proceedings 12th International Symposium on System Synthesis ◽

10.1109/isss.1999.814266 ◽

2003 ◽

Cited By ~ 5

Author(s):

K. Muhammad ◽

K. Roy

Keyword(s):

Fir Filters ◽

Theoretic Approach ◽

Graph Theoretic ◽

Design And Synthesis ◽

Graph Theoretic Approach

Download Full-text

A buffer merging technique for reducing memory requirements of synchronous dataflow specifications

Proceedings 12th International Symposium on System Synthesis ◽

10.1109/isss.1999.814264 ◽

2003 ◽

Cited By ~ 6

Author(s):

P.K. Murthy ◽

S.S. Bhattacharyya

Keyword(s):

Synchronous Dataflow

Download Full-text

Loop alignment for memory accesses optimization

Proceedings 12th International Symposium on System Synthesis ◽

10.1109/isss.1999.814263 ◽

2003 ◽

Cited By ~ 25

Author(s):

A. Fraboulet ◽

G. Huard ◽

A. Mignotte

Keyword(s):

Memory Accesses ◽

Loop Alignment

Download Full-text

Compressed code execution on DSP architectures

Proceedings 12th International Symposium on System Synthesis ◽

10.1109/isss.1999.814261 ◽

2003 ◽

Cited By ~ 4

Author(s):

P. Centoducatte ◽

G. Araujo ◽

R. Pannain

Download Full-text

Pre-fetching for improved core interfacing

Proceedings 12th International Symposium on System Synthesis ◽

10.1109/isss.1999.814260 ◽

2003 ◽

Cited By ~ 5

Author(s):

R. Lysecky ◽

F. Vahid ◽

T. Givargis ◽

R. Patel

Download Full-text

Proceedings 12th International Symposium on System SynthesisLatest Publications

TOTAL DOCUMENTS

H-INDEX

Published By IEEE Comput. Soc

Catalyst: a DSIP design flow development in industry

Efficient scheduling of DSP code on processors with distributed register files

Exploration and synthesis of dynamic data sets in telecom network applications

RTGEN: an algorithm for automatic generation of reservation tables from architectural descriptions

Optimized system synthesis of complex RT level building blocks from multirate dataflow graphs

A graph theoretic approach for design and synthesis of multiplierless FIR filters

A buffer merging technique for reducing memory requirements of synchronous dataflow specifications

Loop alignment for memory accesses optimization

Compressed code execution on DSP architectures

Pre-fetching for improved core interfacing

Proceedings 12th International Symposium on System Synthesis
Latest Publications