2004 Symposium on VLSI Circuits. Digest of Technical Papers (IEEE Cat. No.04CH37525)
Latest Publications

TOTAL DOCUMENTS

184

(FIVE YEARS 0)

H-INDEX

(FIVE YEARS 0)

Published By Widerkehr And Associates

0780382870

Latest Documents Most Cited Documents Contributed Authors Related Sources Related Keywords

Limitations of low FO4 designs

2004 Symposium on VLSI Circuits. Digest of Technical Papers (IEEE Cat. No.04CH37525) ◽

10.1109/vlsic.2004.1346524 ◽

2005 ◽

Cited By ~ 1

Author(s):

S. Butter ◽

F. Arakawa

Download Full-text

Foreword - Welcome to the 2004 Symposium on VLSI Circuits

2004 Symposium on VLSI Circuits. Digest of Technical Papers (IEEE Cat. No.04CH37525) ◽

10.1109/vlsic.2004.1346473 ◽

2005 ◽

Author(s):

S. Borkar ◽

T. Nishimura

Keyword(s):

Vlsi Circuits

Download Full-text

The future of embedded SRAM - cornerstone or millstone?

2004 Symposium on VLSI Circuits. Digest of Technical Papers (IEEE Cat. No.04CH37525) ◽

10.1109/vlsic.2004.1346525 ◽

2005 ◽

Author(s):

S. Natarajan ◽

K. Ishibashi ◽

B. Bateman

Keyword(s):

The Future ◽

Embedded Sram

Download Full-text

Analog CAD: computer aided design, or, computer accelerated disasters?

2004 Symposium on VLSI Circuits. Digest of Technical Papers (IEEE Cat. No.04CH37525) ◽

10.1109/vlsic.2004.1346526 ◽

2005 ◽

Author(s):

P. Kinget ◽

A. Matsuzawa

Keyword(s):

Computer Aided Design ◽

Computer Aided ◽

Analog Cad ◽

Aided Design

Download Full-text

A quad multi-speed serializer/deserializer with analog adaptive equalization

2004 Symposium on VLSI Circuits. Digest of Technical Papers (IEEE Cat. No.04CH37525) ◽

10.1109/vlsic.2004.1346609 ◽

2004 ◽

Author(s):

Hui Wang ◽

Xicheng Jiang ◽

D. Tam ◽

F. Cheung ◽

D. Cheung ◽

...

Keyword(s):

Adaptive Equalization

Download Full-text

Common-mode backchannel signaling system for differential high-speed links

2004 Symposium on VLSI Circuits. Digest of Technical Papers (IEEE Cat. No.04CH37525) ◽

10.1109/vlsic.2004.1346612 ◽

2004 ◽

Cited By ~ 15

Author(s):

A. Ho ◽

V. Stojanovic ◽

F. Chen ◽

C. Werner ◽

G. Tsang ◽

...

Keyword(s):

High Speed ◽

Signaling System ◽

Common Mode

Download Full-text

Rump sessions

2004 Symposium on VLSI Circuits. Digest of Technical Papers (IEEE Cat. No.04CH37525) ◽

10.1109/vlsic.2004.1346523 ◽

2004 ◽

Author(s):

K. Bernstein ◽

M. Nagata ◽

M.-R. Lin ◽

Y. Omura ◽

K. Sakamoto ◽

...

Download Full-text

0.9V 12mW 2MSPS algorithmic ADC with 81dB SFDR

2004 Symposium on VLSI Circuits. Digest of Technical Papers (IEEE Cat. No.04CH37525) ◽

10.1109/vlsic.2004.1346641 ◽

2004 ◽

Cited By ~ 1

Author(s):

Jipeng Li ◽

Gil-Cho Ahn ◽

Dong-Young Chang ◽

Un-Ku Moon

Keyword(s):

Algorithmic Adc

Download Full-text

A technique to build a secret key in integrated circuits for identification and authentication applications

2004 Symposium on VLSI Circuits. Digest of Technical Papers (IEEE Cat. No.04CH37525) ◽

10.1109/vlsic.2004.1346548 ◽

2004 ◽

Cited By ~ 288

Author(s):

J.W. Lee ◽

Daihyun Lim ◽

B. Gassend ◽

G.E. Suh ◽

M. van Dijk ◽

...

Keyword(s):

Integrated Circuits ◽

Secret Key

Download Full-text

A 512Mbit, 3.2Gbps/pin packet-based DRAM with cost-efficient clock generation and distribution scheme

2004 Symposium on VLSI Circuits. Digest of Technical Papers (IEEE Cat. No.04CH37525) ◽

10.1109/vlsic.2004.1346493 ◽

2004 ◽

Cited By ~ 5

Author(s):

Young-Soo Sohn ◽

Jung-Hwan Choi ◽

In-Young Chung ◽

HoeJu Chung ◽

Chan-Kyoung Kim ◽

...

Keyword(s):

Clock Generation ◽

Distribution Scheme ◽

Cost Efficient

Download Full-text

2004 Symposium on VLSI Circuits. Digest of Technical Papers (IEEE Cat. No.04CH37525)Latest Publications

TOTAL DOCUMENTS

H-INDEX

Published By Widerkehr And Associates

Limitations of low FO4 designs

Foreword - Welcome to the 2004 Symposium on VLSI Circuits

The future of embedded SRAM - cornerstone or millstone?

Analog CAD: computer aided design, or, computer accelerated disasters?

A quad multi-speed serializer/deserializer with analog adaptive equalization

Common-mode backchannel signaling system for differential high-speed links

Rump sessions

0.9V 12mW 2MSPS algorithmic ADC with 81dB SFDR

A technique to build a secret key in integrated circuits for identification and authentication applications

A 512Mbit, 3.2Gbps/pin packet-based DRAM with cost-efficient clock generation and distribution scheme

2004 Symposium on VLSI Circuits. Digest of Technical Papers (IEEE Cat. No.04CH37525)
Latest Publications