2020 IEEE Real-Time and Embedded Technology and Applications Symposium (RTAS)
Latest Publications

TOTAL DOCUMENTS

(FIVE YEARS 0)

H-INDEX

(FIVE YEARS 0)

Published By IEEE

9781728154992

Latest Documents Most Cited Documents Contributed Authors Related Sources Related Keywords

RTAS 2020 Committees

2020 IEEE Real-Time and Embedded Technology and Applications Symposium (RTAS) ◽

10.1109/rtas48715.2020.00-22 ◽

2020 ◽

Download Full-text

Debugging FPGA-accelerated Real-time Systems

2020 IEEE Real-Time and Embedded Technology and Applications Symposium (RTAS) ◽

10.1109/rtas48715.2020.00010 ◽

2020 ◽

Cited By ~ 1

Author(s):

Martin Geier ◽

Marian Brandle ◽

Dominik Faller ◽

Samarjit Chakraborty

Keyword(s):

Real Time ◽

Real Time Systems ◽

Time Systems

Download Full-text

Enforcing Deadlines for Skeleton-based Parallel Programming

2020 IEEE Real-Time and Embedded Technology and Applications Symposium (RTAS) ◽

10.1109/rtas48715.2020.000-7 ◽

2020 ◽

Author(s):

Paul Metzger ◽

Murray Cole ◽

Christian Fensch ◽

Marco Aldinucci ◽

Enrico Bini

Keyword(s):

Parallel Programming

Download Full-text

Addressing Resource Contention and Timing Predictability for Multi-Core Architectures with Shared Memory Interconnects

2020 IEEE Real-Time and Embedded Technology and Applications Symposium (RTAS) ◽

10.1109/rtas48715.2020.00-16 ◽

2020 ◽

Author(s):

Haitong Wang ◽

Neil C. Audsley ◽

Wanli Chang

Keyword(s):

Shared Memory ◽

Resource Contention

Download Full-text

Real-Time Scheduling upon a Host-Centric Acceleration Architecture with Data Offloading

2020 IEEE Real-Time and Embedded Technology and Applications Symposium (RTAS) ◽

10.1109/rtas48715.2020.00-17 ◽

2020 ◽

Author(s):

Jinghao Sun ◽

Jing Li ◽

Zhishan Guo ◽

An Zou ◽

Xuan Zhang ◽

...

Keyword(s):

Real Time ◽

Data Offloading ◽

Real Time Scheduling ◽

Time Scheduling

Download Full-text

Latency-Aware Generation of Single-Rate DAGs from Multi-Rate Task Sets

2020 IEEE Real-Time and Embedded Technology and Applications Symposium (RTAS) ◽

10.1109/rtas48715.2020.000-4 ◽

2020 ◽

Author(s):

Micaela Verucchi ◽

Mirco Theile ◽

Marco Caccamo ◽

Marko Bertogna

Keyword(s):

Task Sets

Download Full-text

2020 IEEE Real-Time and Embedded Technology and Applications Symposium (RTAS) ◽

10.1109/rtas48715.2020.00004 ◽

2020 ◽

Download Full-text

On Dynamic Thermal Conditions in Mixed-Criticality Systems

2020 IEEE Real-Time and Embedded Technology and Applications Symposium (RTAS) ◽

10.1109/rtas48715.2020.00009 ◽

2020 ◽

Author(s):

Seyedmehdi Hosseinimotlagh ◽

Ali Ghahremannezhad ◽

Hyoseung Kim

Keyword(s):

Thermal Conditions ◽

Mixed Criticality

Download Full-text

Modeling Contention Interference in Crossbar-based Systems via Sequence-Aware Pairing (SeAP)

2020 IEEE Real-Time and Embedded Technology and Applications Symposium (RTAS) ◽

10.1109/rtas48715.2020.000-2 ◽

2020 ◽

Author(s):

Jeremy Giesen ◽

Pedro Benedicte ◽

Enrico Mezzetti ◽

Jaume Abella ◽

Francisco J. Cazorla

Download Full-text

A Novel Flow Control Mechanism to Avoid Multi-Point Progressive Blocking in Hard Real-Time Priority-Preemptive NoCs

2020 IEEE Real-Time and Embedded Technology and Applications Symposium (RTAS) ◽

10.1109/rtas48715.2020.00-11 ◽

2020 ◽

Author(s):

A. Burns ◽

L. S. Indrusiak ◽

N. Smirnov ◽

J. Harrison

Keyword(s):

Flow Control ◽

Real Time ◽

Control Mechanism ◽

Hard Real Time

Download Full-text

2020 IEEE Real-Time and Embedded Technology and Applications Symposium (RTAS)
Latest Publications

TOTAL DOCUMENTS

H-INDEX

Published By IEEE

RTAS 2020 Committees

Debugging FPGA-accelerated Real-time Systems

Enforcing Deadlines for Skeleton-based Parallel Programming

Addressing Resource Contention and Timing Predictability for Multi-Core Architectures with Shared Memory Interconnects

Real-Time Scheduling upon a Host-Centric Acceleration Architecture with Data Offloading

Latency-Aware Generation of Single-Rate DAGs from Multi-Rate Task Sets

Table of contents

On Dynamic Thermal Conditions in Mixed-Criticality Systems

Modeling Contention Interference in Crossbar-based Systems via Sequence-Aware Pairing (SeAP)

A Novel Flow Control Mechanism to Avoid Multi-Point Progressive Blocking in Hard Real-Time Priority-Preemptive NoCs

Export Citation Format

2020 IEEE Real-Time and Embedded Technology and Applications Symposium (RTAS)Latest Publications

TOTAL DOCUMENTS

H-INDEX

Published By IEEE

RTAS 2020 Committees

Debugging FPGA-accelerated Real-time Systems

Enforcing Deadlines for Skeleton-based Parallel Programming

Addressing Resource Contention and Timing Predictability for Multi-Core Architectures with Shared Memory Interconnects

Real-Time Scheduling upon a Host-Centric Acceleration Architecture with Data Offloading

Latency-Aware Generation of Single-Rate DAGs from Multi-Rate Task Sets

Table of contents

On Dynamic Thermal Conditions in Mixed-Criticality Systems

Modeling Contention Interference in Crossbar-based Systems via Sequence-Aware Pairing (SeAP)

A Novel Flow Control Mechanism to Avoid Multi-Point Progressive Blocking in Hard Real-Time Priority-Preemptive NoCs

2020 IEEE Real-Time and Embedded Technology and Applications Symposium (RTAS)
Latest Publications