Computer Hardware Description Languages and their Applications
Latest Publications

TOTAL DOCUMENTS

(FIVE YEARS 0)

H-INDEX

(FIVE YEARS 0)

Published By Elsevier

9780444892089

Latest Documents Most Cited Documents Contributed Authors Related Sources Related Keywords

EDISYN: A Language-Based Editor for High-level Synthesis11This work was supported by NSF grant CCR-9058180

Computer Hardware Description Languages and their Applications ◽

10.1016/b978-0-444-89208-9.50027-2 ◽

1991 ◽

pp. 371-389 ◽

Cited By ~ 2

Author(s):

Chee-Keng Chang ◽

Geoffrey M. Brown ◽

Miriam E. Leeser

Keyword(s):

High Level

Download Full-text

OPERATION/EVENT GRAPHS: A Design Representation for Timing Behavior

Computer Hardware Description Languages and their Applications ◽

10.1016/b978-0-444-89208-9.50021-1 ◽

1991 ◽

pp. 261-280 ◽

Cited By ~ 9

Author(s):

T. Amon ◽

G. Borriello ◽

C. Séquin

Keyword(s):

Timing Behavior ◽

Design Representation

Download Full-text

Integrating Hardware Verification with CHDLs

Computer Hardware Description Languages and their Applications ◽

10.1016/b978-0-444-89208-9.50014-4 ◽

1991 ◽

pp. 153-163 ◽

Cited By ~ 2

Author(s):

Suresh Rajgopal ◽

Kye Hedlund ◽

Douglas Reeves

Keyword(s):

Hardware Verification

Download Full-text

SOME ISSUES IN HDL–BASED BEHAVIOR MODELLING

Computer Hardware Description Languages and their Applications ◽

10.1016/b978-0-444-89208-9.50005-3 ◽

1991 ◽

pp. 1-19

Author(s):

R. Piloty

Download Full-text

Front Matter

Computer Hardware Description Languages and their Applications ◽

10.1016/b978-0-444-89208-9.50001-6 ◽

1991 ◽

pp. iii

Download Full-text

An Object-Oriented Framework Supporting the full High-Level Synthesis Trajectory**This research has been sponsored by the ESPRIT-2260 (SPRITE) project of the E.C.

Computer Hardware Description Languages and their Applications ◽

10.1016/b978-0-444-89208-9.50023-5 ◽

1991 ◽

pp. 301-320 ◽

Cited By ~ 2

Author(s):

D. Lanneer ◽

G. Goossens ◽

F. Catthoor ◽

M. Pauwels ◽

H.De Man

Keyword(s):

Object Oriented ◽

High Level Synthesis ◽

High Level

Download Full-text

A New Timed Petri Net Model for Hardware Representation

Computer Hardware Description Languages and their Applications ◽

10.1016/b978-0-444-89208-9.50022-3 ◽

1991 ◽

pp. 281-300 ◽

Cited By ~ 3

Author(s):

Giacomo Buonanno ◽

Sandro Morasca ◽

Mauro Pezzè ◽

Kim Portman ◽

Donatella Sciuto

Keyword(s):

Petri Net ◽

Timed Petri Net

Download Full-text

SpecCharts : A Language for System Level Synthesis

Computer Hardware Description Languages and their Applications ◽

10.1016/b978-0-444-89208-9.50015-6 ◽

1991 ◽

pp. 165-174 ◽

Cited By ~ 25

Author(s):

Frank Vahid ◽

Sanjiv Narayan ◽

Daniel D. Gajski

Keyword(s):

System Level

Download Full-text

An Exercise in VHDL Timing Back-Annotation

Computer Hardware Description Languages and their Applications ◽

10.1016/b978-0-444-89208-9.50009-0 ◽

1991 ◽

pp. 83-95 ◽

Cited By ~ 2

Author(s):

Glenn Jennings

Download Full-text

Specification and Verification of Hardware Systems using the Temporal Logic Language TRIO 11This work was partially supported by CNR-Progetto Finalizzato Sistemi Informatici e Calcolo Parallelo and by ENEL-CRA

Computer Hardware Description Languages and their Applications ◽

10.1016/b978-0-444-89208-9.50007-7 ◽

1991 ◽

pp. 43-61 ◽

Cited By ~ 2

Author(s):

Alberto Coen-Porisini ◽

Angelo Morzenti ◽

Donatella Sciuto

Keyword(s):

Temporal Logic ◽

Specification And Verification

Download Full-text

Computer Hardware Description Languages and their ApplicationsLatest Publications

TOTAL DOCUMENTS

H-INDEX

Published By Elsevier

EDISYN: A Language-Based Editor for High-level Synthesis11This work was supported by NSF grant CCR-9058180

OPERATION/EVENT GRAPHS: A Design Representation for Timing Behavior

Integrating Hardware Verification with CHDLs

SOME ISSUES IN HDL–BASED BEHAVIOR MODELLING

Front Matter

An Object-Oriented Framework Supporting the full High-Level Synthesis Trajectory**This research has been sponsored by the ESPRIT-2260 (SPRITE) project of the E.C.

A New Timed Petri Net Model for Hardware Representation

SpecCharts : A Language for System Level Synthesis

An Exercise in VHDL Timing Back-Annotation

Specification and Verification of Hardware Systems using the Temporal Logic Language TRIO 11This work was partially supported by CNR-Progetto Finalizzato Sistemi Informatici e Calcolo Parallelo and by ENEL-CRA

Computer Hardware Description Languages and their Applications
Latest Publications