2009 IEEE/ACM International Symposium on Nanoscale Architectures
Latest Publications

TOTAL DOCUMENTS

(FIVE YEARS 0)

H-INDEX

(FIVE YEARS 0)

Published By IEEE

9781424449576

Latest Documents Most Cited Documents Contributed Authors Related Sources Related Keywords

Compact modeling and corner analysis of spintronic memristor

2009 IEEE/ACM International Symposium on Nanoscale Architectures ◽

10.1109/nanoarch.2009.5226363 ◽

2009 ◽

Cited By ~ 37

Author(s):

Yiran Chen ◽

Xiaobin Wang

Keyword(s):

Compact Modeling

Download Full-text

FPGA based on integration of carbon nanorelays and CMOS devices

2009 IEEE/ACM International Symposium on Nanoscale Architectures ◽

10.1109/nanoarch.2009.5226350 ◽

2009 ◽

Cited By ~ 3

Author(s):

Ming Liu ◽

Haigang Yang ◽

Sansiri Tanachutiwat ◽

Wei Wang

Download Full-text

Online detection of multiple faults in crossbar nano-architectures using dual rail implementations

2009 IEEE/ACM International Symposium on Nanoscale Architectures ◽

10.1109/nanoarch.2009.5226346 ◽

2009 ◽

Cited By ~ 3

Author(s):

Navid Farazmand ◽

Mehdi B. Tahoori

Keyword(s):

Online Detection ◽

Multiple Faults

Download Full-text

Power and area reduction using carbon nanotube bundle interconnect in global clock tree distribution network

2009 IEEE/ACM International Symposium on Nanoscale Architectures ◽

10.1109/nanoarch.2009.5226352 ◽

2009 ◽

Author(s):

Yuan Xie ◽

Soumya Eachempati ◽

Aditya Yanamandra ◽

Vijaykrishnan Narayanan ◽

Mary Jane Irwin

Keyword(s):

Carbon Nanotube ◽

Distribution Network ◽

Clock Tree ◽

Tree Distribution ◽

Area Reduction ◽

Global Clock ◽

Nanotube Bundle

Download Full-text

Interconnection scheme and associated mapping method of reconfigurable cell matrices based on nanoscale devices

2009 IEEE/ACM International Symposium on Nanoscale Architectures ◽

10.1109/nanoarch.2009.5226348 ◽

2009 ◽

Cited By ~ 9

Author(s):

Pierre-Emmanuel Gaillardon ◽

Fabien Clermidy ◽

Ian O'Connor ◽

Junchen Liu

Keyword(s):

Mapping Method ◽

Nanoscale Devices

Download Full-text

Defect tolerance in hybrid nano/CMOS architecture using tagging mechanism

2009 IEEE/ACM International Symposium on Nanoscale Architectures ◽

10.1109/nanoarch.2009.5226354 ◽

2009 ◽

Author(s):

Saket Srivastava ◽

Aissa Melouki ◽

Bashir M. Al-Hashimi

Keyword(s):

Defect Tolerance

Download Full-text

System-level energy and performance projections for nanomagnet-based logic

2009 IEEE/ACM International Symposium on Nanoscale Architectures ◽

10.1109/nanoarch.2009.5226358 ◽

2009 ◽

Cited By ~ 10

Author(s):

Aaron Dingler ◽

Michael Niemier ◽

X. Sharon Hu ◽

Michael Garrison ◽

M. Tanvir Alam

Keyword(s):

System Level ◽

Level Energy ◽

And Performance

Download Full-text

Computing with nanoscale memory: Model and architecture

2009 IEEE/ACM International Symposium on Nanoscale Architectures ◽

10.1109/nanoarch.2009.5226362 ◽

2009 ◽

Cited By ~ 10

Author(s):

Somnath Paul ◽

Swarup Bhunia

Keyword(s):

Memory Model

Download Full-text

Using carbon nanotube in digital memories

2009 IEEE/ACM International Symposium on Nanoscale Architectures ◽

10.1109/nanoarch.2009.5226353 ◽

2009 ◽

Author(s):

Shu Li ◽

Tong Zhang

Keyword(s):

Carbon Nanotube

Download Full-text

Challenges in scalable fault tolerance

2009 IEEE/ACM International Symposium on Nanoscale Architectures ◽

10.1109/nanoarch.2009.5226360 ◽

2009 ◽

Cited By ~ 6

Author(s):

Patrick Lincoln

Keyword(s):

Fault Tolerance

Download Full-text

2009 IEEE/ACM International Symposium on Nanoscale ArchitecturesLatest Publications

TOTAL DOCUMENTS

H-INDEX

Published By IEEE

Compact modeling and corner analysis of spintronic memristor

FPGA based on integration of carbon nanorelays and CMOS devices

Online detection of multiple faults in crossbar nano-architectures using dual rail implementations

Power and area reduction using carbon nanotube bundle interconnect in global clock tree distribution network

Interconnection scheme and associated mapping method of reconfigurable cell matrices based on nanoscale devices

Defect tolerance in hybrid nano/CMOS architecture using tagging mechanism

System-level energy and performance projections for nanomagnet-based logic

Computing with nanoscale memory: Model and architecture

Using carbon nanotube in digital memories

Challenges in scalable fault tolerance

2009 IEEE/ACM International Symposium on Nanoscale Architectures
Latest Publications