2017 IEEE International Symposium on High Performance Computer Architecture (HPCA)
Latest Publications

TOTAL DOCUMENTS

(FIVE YEARS 0)

H-INDEX

(FIVE YEARS 0)

Published By IEEE

9781509049851

Latest Documents Most Cited Documents Contributed Authors Related Sources Related Keywords

PipeLayer: A Pipelined ReRAM-Based Accelerator for Deep Learning

2017 IEEE International Symposium on High Performance Computer Architecture (HPCA) ◽

10.1109/hpca.2017.55 ◽

2017 ◽

Cited By ~ 158

Author(s):

Linghao Song ◽

Xuehai Qian ◽

Hai Li ◽

Yiran Chen

Keyword(s):

Deep Learning

Download Full-text

Cooper: Task Colocation with Cooperative Games

2017 IEEE International Symposium on High Performance Computer Architecture (HPCA) ◽

10.1109/hpca.2017.22 ◽

2017 ◽

Cited By ~ 4

Author(s):

Qiuyun Llull ◽

Songchun Fan ◽

Seyed Majid Zahedi ◽

Benjamin C. Lee

Keyword(s):

Cooperative Games

Download Full-text

Reliability-Aware Scheduling on Heterogeneous Multicore Processors

2017 IEEE International Symposium on High Performance Computer Architecture (HPCA) ◽

10.1109/hpca.2017.12 ◽

2017 ◽

Cited By ~ 11

Author(s):

Ajeya Naithani ◽

Stijn Eyerman ◽

Lieven Eeckhout

Keyword(s):

Multicore Processors ◽

Heterogeneous Multicore

Download Full-text

Radiation-Induced Error Criticality in Modern HPC Parallel Accelerators

2017 IEEE International Symposium on High Performance Computer Architecture (HPCA) ◽

10.1109/hpca.2017.41 ◽

2017 ◽

Cited By ~ 12

Author(s):

Daniel Alfonso Goncalves De Oliveira ◽

Laercio Lima Pilla ◽

Mauricio Hanzich ◽

Vinicius Fratin ◽

Fernando Fernandes ◽

...

Keyword(s):

Radiation Induced

Download Full-text

[Copyright notice]

2017 IEEE International Symposium on High Performance Computer Architecture (HPCA) ◽

10.1109/hpca.2017.3 ◽

2017 ◽

Keyword(s):

Download Full-text

Secure Dynamic Memory Scheduling Against Timing Channel Attacks

2017 IEEE International Symposium on High Performance Computer Architecture (HPCA) ◽

10.1109/hpca.2017.27 ◽

2017 ◽

Cited By ~ 3

Author(s):

Yao Wang ◽

Benjamin Wu ◽

G. Edward Suh

Keyword(s):

Dynamic Memory ◽

Memory Scheduling ◽

Timing Channel

Download Full-text

Near-Ideal Networks-on-Chip for Servers

2017 IEEE International Symposium on High Performance Computer Architecture (HPCA) ◽

10.1109/hpca.2017.16 ◽

2017 ◽

Cited By ~ 8

Author(s):

Pejman Lotfi-Kamran ◽

Mehdi Modarressi ◽

Hamid Sarbazi-Azad

Keyword(s):

Networks On Chip ◽

On Chip

Download Full-text

Defect Analysis and Cost-Effective Resilience Architecture for Future DRAM Devices

2017 IEEE International Symposium on High Performance Computer Architecture (HPCA) ◽

10.1109/hpca.2017.30 ◽

2017 ◽

Cited By ~ 9

Author(s):

Sanguhn Cha ◽

O. Seongil ◽

Hyunsung Shin ◽

Sangjoon Hwang ◽

Kwangil Park ◽

...

Keyword(s):

Cost Effective ◽

Defect Analysis

Download Full-text

Dynamic GPGPU Power Management Using Adaptive Model Predictive Control

2017 IEEE International Symposium on High Performance Computer Architecture (HPCA) ◽

10.1109/hpca.2017.34 ◽

2017 ◽

Cited By ~ 9

Author(s):

Abhinandan Majumdar ◽

Leonardo Piga ◽

Indrani Paul ◽

Joseph L. Greathouse ◽

Wei Huang ◽

...

Keyword(s):

Model Predictive Control ◽

Power Management ◽

Predictive Control ◽

Adaptive Model ◽

Adaptive Model Predictive Control

Download Full-text

Enabling Effective Module-Oblivious Power Gating for Embedded Processors

2017 IEEE International Symposium on High Performance Computer Architecture (HPCA) ◽

10.1109/hpca.2017.48 ◽

2017 ◽

Cited By ~ 1

Author(s):

Hari Cherupalli ◽

Henry Duwe ◽

Weidong Ye ◽

Rakesh Kumar ◽

John Sartori

Keyword(s):

Embedded Processors ◽

Power Gating

Download Full-text

2017 IEEE International Symposium on High Performance Computer Architecture (HPCA)Latest Publications

TOTAL DOCUMENTS

H-INDEX

Published By IEEE

PipeLayer: A Pipelined ReRAM-Based Accelerator for Deep Learning

Cooper: Task Colocation with Cooperative Games

Reliability-Aware Scheduling on Heterogeneous Multicore Processors

Radiation-Induced Error Criticality in Modern HPC Parallel Accelerators

[Copyright notice]

Secure Dynamic Memory Scheduling Against Timing Channel Attacks

Near-Ideal Networks-on-Chip for Servers

Defect Analysis and Cost-Effective Resilience Architecture for Future DRAM Devices

Dynamic GPGPU Power Management Using Adaptive Model Predictive Control

Enabling Effective Module-Oblivious Power Gating for Embedded Processors

2017 IEEE International Symposium on High Performance Computer Architecture (HPCA)
Latest Publications