2011 Electronic System Level Synthesis Conference (ESLsyn)
Latest Publications

TOTAL DOCUMENTS

(FIVE YEARS 0)

H-INDEX

(FIVE YEARS 0)

Published By IEEE

9781457706349

Latest Documents Most Cited Documents Contributed Authors Related Sources Related Keywords

Copyright page

2011 Electronic System Level Synthesis Conference (ESLsyn) ◽

10.1109/eslsyn.2011.5952275 ◽

2011 ◽

Download Full-text

Session 1: Co-design — Part I

2011 Electronic System Level Synthesis Conference (ESLsyn) ◽

10.1109/eslsyn.2011.5952278 ◽

2011 ◽

Author(s):

Thierry Gauthier

Download Full-text

From design-time concurrency to effective implementation parallelism: The multi-clock reactive case

2011 Electronic System Level Synthesis Conference (ESLsyn) ◽

10.1109/eslsyn.2011.5952287 ◽

2011 ◽

Cited By ~ 5

Author(s):

V. Papailiopoulou ◽

D. Potop-Butucaru ◽

Y. Sorel ◽

R. de Simone ◽

L. Besnard ◽

...

Keyword(s):

Effective Implementation ◽

Design Time

Download Full-text

Increasing computational density of application-specific systems

2011 Electronic System Level Synthesis Conference (ESLsyn) ◽

10.1109/eslsyn.2011.5952293 ◽

2011 ◽

Author(s):

Michael D. Wilder ◽

Robert E. Rinker

Keyword(s):

Application Specific

Download Full-text

Front cover

2011 Electronic System Level Synthesis Conference (ESLsyn) ◽

10.1109/eslsyn.2011.5952273 ◽

2011 ◽

Keyword(s):

Front Cover

Download Full-text

Title page

2011 Electronic System Level Synthesis Conference (ESLsyn) ◽

10.1109/eslsyn.2011.5952274 ◽

2011 ◽

Keyword(s):

Title Page

Download Full-text

Just-in-time compilation for FPGA processor cores

2011 Electronic System Level Synthesis Conference (ESLsyn) ◽

10.1109/eslsyn.2011.5952282 ◽

2011 ◽

Cited By ~ 1

Author(s):

Andrew Becker ◽

Scott Sirowy ◽

Frank Vahid

Keyword(s):

Just In Time ◽

Processor Cores

Download Full-text

Session 3: Modelling

2011 Electronic System Level Synthesis Conference (ESLsyn) ◽

10.1109/eslsyn.2011.5952284 ◽

2011 ◽

Author(s):

Yuko Hara-Azumi

Download Full-text

Session 4: Co-design — Part II

2011 Electronic System Level Synthesis Conference (ESLsyn) ◽

10.1109/eslsyn.2011.5952288 ◽

2011 ◽

Download Full-text

Kahn process networks applied to distributed heterogeneous HW/SW cosimulation

2011 Electronic System Level Synthesis Conference (ESLsyn) ◽

10.1109/eslsyn.2011.5952290 ◽

2011 ◽

Cited By ~ 5

Author(s):

Dylan Pfeifer ◽

Jonathan Valvano

Keyword(s):

Process Networks ◽

Kahn Process

Download Full-text

2011 Electronic System Level Synthesis Conference (ESLsyn)Latest Publications

TOTAL DOCUMENTS

H-INDEX

Published By IEEE

Copyright page

Session 1: Co-design — Part I

From design-time concurrency to effective implementation parallelism: The multi-clock reactive case

Increasing computational density of application-specific systems

Front cover

Title page

Just-in-time compilation for FPGA processor cores

Session 3: Modelling

Session 4: Co-design — Part II

Kahn process networks applied to distributed heterogeneous HW/SW cosimulation

2011 Electronic System Level Synthesis Conference (ESLsyn)
Latest Publications