Proceedings of 2004 IEEE Asia-Pacific Conference on Advanced System Integrated Circuits APASIC-04
Latest Publications

TOTAL DOCUMENTS

159

(FIVE YEARS 0)

H-INDEX

(FIVE YEARS 0)

Published By IEEE

078038637x

Latest Documents Most Cited Documents Contributed Authors Related Sources Related Keywords

A novel high speed rfw scheme with no steady leakage for CP cell MRAM

Proceedings of 2004 IEEE Asia-Pacific Conference on Advanced System Integrated Circuits APASIC-04 ◽

10.1109/apasic.2004.1349511 ◽

2005 ◽

Author(s):

S.C. Li ◽

Jia-Mom Lee ◽

J.P. Su ◽

Te-Ho Wu

Keyword(s):

High Speed

Download Full-text

A new 2.5-V CMOS 10.7-MHz IF circuit

Proceedings of 2004 IEEE Asia-Pacific Conference on Advanced System Integrated Circuits APASIC-04 ◽

10.1109/apasic.2004.1349397 ◽

2005 ◽

Author(s):

S.C. Li ◽

Hong-Sing Kao ◽

Yeong-Ren Wu

Download Full-text

Design of a new RF micromixer with low power and high performance in 0.25μm CMOS technology

Proceedings of 2004 IEEE Asia-Pacific Conference on Advanced System Integrated Circuits APASIC-04 ◽

10.1109/apasic.2004.1349431 ◽

2005 ◽

Author(s):

Kuo-Hua Cheng ◽

Eing-Tsang La ◽

C.F. Jou

Keyword(s):

Low Power ◽

High Performance ◽

Cmos Technology

Download Full-text

A novel implementation of cost-effective parallel-pipelined 8x8 DCT processor

Proceedings of 2004 IEEE Asia-Pacific Conference on Advanced System Integrated Circuits APASIC-04 ◽

10.1109/apasic.2004.1349449 ◽

2005 ◽

Cited By ~ 1

Author(s):

Tze-Yun Sung ◽

Yi-Hsun Sung

Keyword(s):

Cost Effective ◽

Parallel Pipelined

Download Full-text

A single-chip CMOS single-conversion tunable low-IF receiver

Proceedings of 2004 IEEE Asia-Pacific Conference on Advanced System Integrated Circuits APASIC-04 ◽

10.1109/apasic.2004.1349399 ◽

2005 ◽

Author(s):

Chia-Pei Chen ◽

S.C. Li ◽

Hong-Sing Kao ◽

Chung-Chih Su ◽

Kuei-Ann Wen

Keyword(s):

Single Chip ◽

Low If Receiver

Download Full-text

AES coprocessor secure against power attacks

Proceedings of 2004 IEEE Asia-Pacific Conference on Advanced System Integrated Circuits APASIC-04 ◽

10.1109/apasic.2004.1349454 ◽

2005 ◽

Author(s):

P. Trichina ◽

T. Korkishko ◽

Sung-Hyun Kim

Keyword(s):

Power Attacks

Download Full-text

A VLSI architecture of G.SHDSL transceiver

Proceedings of 2004 IEEE Asia-Pacific Conference on Advanced System Integrated Circuits APASIC-04 ◽

10.1109/apasic.2004.1349489 ◽

2005 ◽

Author(s):

She-Hwa Yen ◽

Cheng-Shing Wu ◽

M.-T. Shine

Keyword(s):

Vlsi Architecture

Download Full-text

A parallel-pipelined processor for fast fourier transform

Proceedings of 2004 IEEE Asia-Pacific Conference on Advanced System Integrated Circuits APASIC-04 ◽

10.1109/apasic.2004.1349447 ◽

2005 ◽

Cited By ~ 1

Author(s):

Tze-Yun Sung ◽

Chich-Sin Chen

Keyword(s):

Fourier Transform ◽

Fast Fourier Transform ◽

Parallel Pipelined

Download Full-text

Four-channel transimpedance amplifier array in a 0.35μm CMOS technology for parallel optical interconnects

Proceedings of 2004 IEEE Asia-Pacific Conference on Advanced System Integrated Circuits APASIC-04 ◽

10.1109/apasic.2004.1349480 ◽

2005 ◽

Author(s):

T.-K. Hen ◽

Jong-Back Seo ◽

A.B. Kahng ◽

Sang-Bock Cho ◽

Su Jeong Sim ◽

...

Keyword(s):

Optical Interconnects ◽

Cmos Technology ◽

Transimpedance Amplifier ◽

Parallel Optical Interconnects

Download Full-text

A 6.25mm/sup 2/ 2.4GHz CMOS 802.11b transceiver

Proceedings of 2004 IEEE Asia-Pacific Conference on Advanced System Integrated Circuits APASIC-04 ◽

10.1109/apasic.2004.1349500 ◽

2005 ◽

Author(s):

Yong-Hsiang Hsieh ◽

Wei-Yi Hu ◽

Shin-Ming Lin ◽

J. Chang ◽

Chao-Liang Chen ◽

...

Download Full-text

Proceedings of 2004 IEEE Asia-Pacific Conference on Advanced System Integrated Circuits APASIC-04Latest Publications

TOTAL DOCUMENTS

H-INDEX

Published By IEEE

A novel high speed rfw scheme with no steady leakage for CP cell MRAM

A new 2.5-V CMOS 10.7-MHz IF circuit

Design of a new RF micromixer with low power and high performance in 0.25μm CMOS technology

A novel implementation of cost-effective parallel-pipelined 8x8 DCT processor

A single-chip CMOS single-conversion tunable low-IF receiver

AES coprocessor secure against power attacks

A VLSI architecture of G.SHDSL transceiver

A parallel-pipelined processor for fast fourier transform

Four-channel transimpedance amplifier array in a 0.35μm CMOS technology for parallel optical interconnects

A 6.25mm/sup 2/ 2.4GHz CMOS 802.11b transceiver

Proceedings of 2004 IEEE Asia-Pacific Conference on Advanced System Integrated Circuits APASIC-04
Latest Publications