Proceedings of the 24th annual international symposium on Microarchitecture - MICRO 24
Latest Publications

TOTAL DOCUMENTS

(FIVE YEARS 0)

H-INDEX

(FIVE YEARS 0)

Published By ACM Press

0897914600

Latest Documents Most Cited Documents Contributed Authors Related Sources Related Keywords

Register/ file/ cache microarchitecture study using VHDL

Proceedings of the 24th annual international symposium on Microarchitecture - MICRO 24 ◽

10.1145/123465.123510 ◽

1991 ◽

Author(s):

Samarina Makhdoom ◽

Daniel Tabak ◽

Richard Auletta

Keyword(s):

File Cache

Download Full-text

Data access microarchitectures for superscalar processors with compiler-assisted data prefetching

Proceedings of the 24th annual international symposium on Microarchitecture - MICRO 24 ◽

10.1145/123465.123478 ◽

1991 ◽

Cited By ~ 52

Author(s):

William Y. Chen ◽

Scott A. Mahlke ◽

Pohua P. Chang ◽

Wen-mei W. Hwu

Keyword(s):

Data Access ◽

Data Prefetching ◽

Superscalar Processors

Download Full-text

A quantitative analysis of locality in dataflow programs

Proceedings of the 24th annual international symposium on Microarchitecture - MICRO 24 ◽

10.1145/123465.123469 ◽

1991 ◽

Cited By ~ 3

Author(s):

William Marcus Miller ◽

Walid A. Najjar ◽

A. P. Wim Böhm

Keyword(s):

Quantitative Analysis

Download Full-text

Implementation optimization techniques for architecture synthesis of application-specific processors

Proceedings of the 24th annual international symposium on Microarchitecture - MICRO 24 ◽

10.1145/123465.123488 ◽

1991 ◽

Author(s):

Mauricio Breternitz ◽

John Paul Shen

Keyword(s):

Optimization Techniques ◽

Application Specific

Download Full-text

Increasing user interaction during high-level synthesis

Proceedings of the 24th annual international symposium on Microarchitecture - MICRO 24 ◽

10.1145/123465.123493 ◽

1991 ◽

Cited By ~ 2

Author(s):

Robert A. Walker ◽

Shivkumar Ramabadran ◽

Rajive Joshi ◽

Steinar Flatland

Keyword(s):

User Interaction ◽

High Level Synthesis ◽

High Level

Download Full-text

Software pipelining for transport-triggered architectures

Proceedings of the 24th annual international symposium on Microarchitecture - MICRO 24 ◽

10.1145/123465.123479 ◽

1991 ◽

Cited By ~ 11

Author(s):

Jan Hoogerbrugge ◽

Henk Corporaal ◽

Hans Mulder

Keyword(s):

Software Pipelining

Download Full-text

On reconfigurable on-chip data caches

Proceedings of the 24th annual international symposium on Microarchitecture - MICRO 24 ◽

10.1145/123465.123504 ◽

1991 ◽

Cited By ~ 5

Author(s):

Fredrik Dahlgren ◽

Per Stenström

Keyword(s):

Chip Data ◽

Data Caches ◽

On Chip

Download Full-text

ALPS

Proceedings of the 24th annual international symposium on Microarchitecture - MICRO 24 ◽

10.1145/123465.123490 ◽

1991 ◽

Cited By ~ 2

Author(s):

Ramesh Karri ◽

Alex Orailoğlu

Download Full-text

Viewing instruction set design as an optimization problem

Proceedings of the 24th annual international symposium on Microarchitecture - MICRO 24 ◽

10.1145/123465.123497 ◽

1991 ◽

Cited By ~ 11

Author(s):

Bruce K. Holmer ◽

Alvin M. Despain

Keyword(s):

Optimization Problem ◽

Set Design ◽

Instruction Set

Download Full-text

Efficient DAG construction and heuristic calculation for instruction scheduling

Proceedings of the 24th annual international symposium on Microarchitecture - MICRO 24 ◽

10.1145/123465.123482 ◽

1991 ◽

Cited By ~ 14

Author(s):

Mark Smotherman ◽

Sanjay Krishnamurthy ◽

P. S. Aravind ◽

David Hunnicutt

Keyword(s):

Instruction Scheduling

Download Full-text

Proceedings of the 24th annual international symposium on Microarchitecture - MICRO 24Latest Publications

TOTAL DOCUMENTS

H-INDEX

Published By ACM Press

Register/ file/ cache microarchitecture study using VHDL

Data access microarchitectures for superscalar processors with compiler-assisted data prefetching

A quantitative analysis of locality in dataflow programs

Implementation optimization techniques for architecture synthesis of application-specific processors

Increasing user interaction during high-level synthesis

Software pipelining for transport-triggered architectures

On reconfigurable on-chip data caches

ALPS

Viewing instruction set design as an optimization problem

Efficient DAG construction and heuristic calculation for instruction scheduling

Proceedings of the 24th annual international symposium on Microarchitecture - MICRO 24
Latest Publications