Lecture Notes in Computer Science - Correct Hardware Design and Verification Methods
Latest Publications

TOTAL DOCUMENTS

(FIVE YEARS 0)

H-INDEX

(FIVE YEARS 0)

Published By Springer Berlin Heidelberg

9783540603856, 9783540455165

Latest Documents Most Cited Documents Contributed Authors Related Sources Related Keywords

A symbolic relation for a subset of VHDL'87 descriptions and its application to symbolic model checking

Lecture Notes in Computer Science - Correct Hardware Design and Verification Methods ◽

10.1007/3-540-60385-9_20 ◽

1995 ◽

pp. 328-342 ◽

Cited By ~ 3

Author(s):

Emmanuelle Encrenaz

Keyword(s):

Model Checking ◽

Symbolic Model Checking ◽

Symbolic Model

Download Full-text

Improved probabilistic verification by hash compaction

Lecture Notes in Computer Science - Correct Hardware Design and Verification Methods ◽

10.1007/3-540-60385-9_13 ◽

1995 ◽

pp. 206-224 ◽

Cited By ~ 49

Author(s):

Ulrich Stern ◽

David L. Dill

Keyword(s):

Probabilistic Verification

Download Full-text

Language containment of non-deterministic Ω-automata

Lecture Notes in Computer Science - Correct Hardware Design and Verification Methods ◽

10.1007/3-540-60385-9_16 ◽

1995 ◽

pp. 261-277 ◽

Cited By ~ 13

Author(s):

Serdar TaŞiran ◽

Ramin Hojati ◽

Robert K. Brayton

Keyword(s):

Language Containment

Download Full-text

What if model checking must be truly symbolic

Lecture Notes in Computer Science - Correct Hardware Design and Verification Methods ◽

10.1007/3-540-60385-9_1 ◽

1995 ◽

pp. 1-20 ◽

Cited By ~ 9

Author(s):

Hardi Hungar ◽

Orna Grumberg ◽

Werner Damm

Keyword(s):

Model Checking

Download Full-text

Symbolic analysis and verification of CPA descriptions

Lecture Notes in Computer Science - Correct Hardware Design and Verification Methods ◽

10.1007/3-540-60385-9_7 ◽

1995 ◽

pp. 103-123

Author(s):

M. C. McFarland ◽

T. J. Kowalski

Keyword(s):

Symbolic Analysis

Download Full-text

Semantics of a verification-oriented subset of VHDL

Lecture Notes in Computer Science - Correct Hardware Design and Verification Methods ◽

10.1007/3-540-60385-9_18 ◽

1995 ◽

pp. 293-310 ◽

Cited By ~ 5

Author(s):

David Déharbe ◽

Dominique Borrione

Download Full-text

Automatic verification of the SCI cache coherence protocol

Lecture Notes in Computer Science - Correct Hardware Design and Verification Methods ◽

10.1007/3-540-60385-9_2 ◽

1995 ◽

pp. 21-34 ◽

Cited By ~ 25

Author(s):

Ulrich Stern ◽

David L. Dill

Keyword(s):

Cache Coherence ◽

Automatic Verification ◽

Cache Coherence Protocol

Download Full-text

A foundation for formal reuse of hardware

Lecture Notes in Computer Science - Correct Hardware Design and Verification Methods ◽

10.1007/3-540-60385-9_8 ◽

1995 ◽

pp. 124-145 ◽

Cited By ~ 2

Author(s):

Ana C. V. Melo ◽

Howard Barringer

Download Full-text

Verifying hardware components with JACK

Lecture Notes in Computer Science - Correct Hardware Design and Verification Methods ◽

10.1007/3-540-60385-9_15 ◽

1995 ◽

pp. 246-260 ◽

Cited By ~ 4

Author(s):

R. Nicola ◽

A. Fantechi ◽

S. Gnesi ◽

S. Larosa ◽

G. Ristori

Download Full-text

Describing and verifying synchronous circuits with the Boyer-Moore theorem prover

Lecture Notes in Computer Science - Correct Hardware Design and Verification Methods ◽

10.1007/3-540-60385-9_3 ◽

1995 ◽

pp. 35-55 ◽

Cited By ~ 2

Author(s):

Laurence Pierre

Keyword(s):

Theorem Prover ◽

Synchronous Circuits

Download Full-text

Lecture Notes in Computer Science - Correct Hardware Design and Verification MethodsLatest Publications

TOTAL DOCUMENTS

H-INDEX

Published By Springer Berlin Heidelberg

A symbolic relation for a subset of VHDL'87 descriptions and its application to symbolic model checking

Improved probabilistic verification by hash compaction

Language containment of non-deterministic Ω-automata

What if model checking must be truly symbolic

Symbolic analysis and verification of CPA descriptions

Semantics of a verification-oriented subset of VHDL

Automatic verification of the SCI cache coherence protocol

A foundation for formal reuse of hardware

Verifying hardware components with JACK

Describing and verifying synchronous circuits with the Boyer-Moore theorem prover

Lecture Notes in Computer Science - Correct Hardware Design and Verification Methods
Latest Publications