Proceedings. 34th International Symposium on Multiple-Valued Logic
Latest Publications

TOTAL DOCUMENTS

(FIVE YEARS 0)

H-INDEX

(FIVE YEARS 0)

Published By IEEE

0769521304

Latest Documents Most Cited Documents Contributed Authors Related Sources Related Keywords

A single-electron-transistor logic gate family and its application - Part II: design and simulation of a 7-3 parallel counter with linear summation and multiple-valued latch functions

Proceedings. 34th International Symposium on Multiple-Valued Logic ◽

10.1109/ismvl.2004.1319953 ◽

2004 ◽

Cited By ~ 5

Author(s):

H. Inokawa ◽

Y. Takahashi

Keyword(s):

Logic Gate ◽

Single Electron ◽

Single Electron Transistor ◽

Linear Summation

Download Full-text

On the optimisation of Reed-Muller expressions

Proceedings. 34th International Symposium on Multiple-Valued Logic ◽

10.1109/ismvl.2004.1319937 ◽

2004 ◽

Cited By ~ 1

Author(s):

K.J. Adams ◽

J. McGregor

Download Full-text

Characterization theorem of lattice implication algebras

Proceedings. 34th International Symposium on Multiple-Valued Logic ◽

10.1109/ismvl.2004.1319951 ◽

2004 ◽

Author(s):

M. Kondo

Keyword(s):

Characterization Theorem ◽

Implication Algebras

Download Full-text

Many valued probability theory

Proceedings. 34th International Symposium on Multiple-Valued Logic ◽

10.1109/ismvl.2004.1319958 ◽

2004 ◽

Cited By ~ 1

Author(s):

C.G. Morgan

Keyword(s):

Probability Theory

Download Full-text

Derivatives for multiple-valued functions induced by Galois field and Reed-Muller-Fourier expressions

Proceedings. 34th International Symposium on Multiple-Valued Logic ◽

10.1109/ismvl.2004.1319939 ◽

2004 ◽

Cited By ~ 5

Author(s):

R.S. Stankovic ◽

C. Moraga ◽

J. Astola

Keyword(s):

Galois Field

Download Full-text

A single-electron-transistor logic gate family and its application - Part I: basic components for binary, multiple-valued and mixed-mode logic

Proceedings. 34th International Symposium on Multiple-Valued Logic ◽

10.1109/ismvl.2004.1319952 ◽

2004 ◽

Cited By ~ 13

Author(s):

K. Degawa ◽

T. Aoki ◽

T. Higuchi ◽

H. Inokawa ◽

A. Takahashi

Keyword(s):

Mixed Mode ◽

Logic Gate ◽

Single Electron ◽

Single Electron Transistor

Download Full-text

Non-deterministic matrices

Proceedings. 34th International Symposium on Multiple-Valued Logic ◽

10.1109/ismvl.2004.1319955 ◽

2004 ◽

Cited By ~ 5

Author(s):

A. Avron ◽

I. Lev

Download Full-text

Algorithms for Taylor expansion diagrams [IC design/verification applications]

Proceedings. 34th International Symposium on Multiple-Valued Logic ◽

10.1109/ismvl.2004.1319947 ◽

2004 ◽

Cited By ~ 7

Author(s):

G. Fey ◽

R. Drechsler ◽

M. Ciesielski

Keyword(s):

Taylor Expansion ◽

Design Verification ◽

Ic Design

Download Full-text

A synthesis method for MVL reversible logic [multiple value logic]

Proceedings. 34th International Symposium on Multiple-Valued Logic ◽

10.1109/ismvl.2004.1319923 ◽

2004 ◽

Cited By ~ 25

Author(s):

D.M. Miller ◽

G.W. Dueck ◽

D. Maslov

Keyword(s):

Synthesis Method ◽

Reversible Logic ◽

Multiple Value

Download Full-text

Multiple-input resonant-tunneling logic gates for flash A/D converter applications

Proceedings. 34th International Symposium on Multiple-Valued Logic ◽

10.1109/ismvl.2004.1319912 ◽

2004 ◽

Cited By ~ 2

Author(s):

Y. Tsuji ◽

T. Waho

Keyword(s):

Resonant Tunneling ◽

Logic Gates ◽

Multiple Input

Download Full-text

Proceedings. 34th International Symposium on Multiple-Valued LogicLatest Publications

TOTAL DOCUMENTS

H-INDEX

Published By IEEE

A single-electron-transistor logic gate family and its application - Part II: design and simulation of a 7-3 parallel counter with linear summation and multiple-valued latch functions

On the optimisation of Reed-Muller expressions

Characterization theorem of lattice implication algebras

Many valued probability theory

Derivatives for multiple-valued functions induced by Galois field and Reed-Muller-Fourier expressions

A single-electron-transistor logic gate family and its application - Part I: basic components for binary, multiple-valued and mixed-mode logic

Non-deterministic matrices

Algorithms for Taylor expansion diagrams [IC design/verification applications]

A synthesis method for MVL reversible logic [multiple value logic]

Multiple-input resonant-tunneling logic gates for flash A/D converter applications

Proceedings. 34th International Symposium on Multiple-Valued Logic
Latest Publications