2008 IEEE International Symposium on VLSI Design, Automation and Test (VLSI-DAT)
Latest Publications

TOTAL DOCUMENTS

(FIVE YEARS 0)

H-INDEX

(FIVE YEARS 0)

Published By IEEE

9781424416165

Latest Documents Most Cited Documents Contributed Authors Related Sources Related Keywords

A novel low-power processor with variable pipeline control

2008 IEEE International Symposium on VLSI Design, Automation and Test (VLSI-DAT) ◽

10.1109/vdat.2008.4542463 ◽

2008 ◽

Cited By ~ 2

Author(s):

Toshio Shimada ◽

Tadahiro Madokoro ◽

Hideki Oshima ◽

Ryotaro Kobayashi

Keyword(s):

Low Power

Download Full-text

Estimation of energy consumed by software in processor caches

2008 IEEE International Symposium on VLSI Design, Automation and Test (VLSI-DAT) ◽

10.1109/vdat.2008.4542403 ◽

2008 ◽

Cited By ~ 3

Author(s):

Lokesh Chandra ◽

Sourav Roy

Keyword(s):

Processor Caches

Download Full-text

A code generation algorithm of crosstalk-avoidance code with memory for low-power on-chip bus

2008 IEEE International Symposium on VLSI Design, Automation and Test (VLSI-DAT) ◽

10.1109/vdat.2008.4542440 ◽

2008 ◽

Author(s):

Kuang-Chin Cheng ◽

Jing-Yang Jou

Keyword(s):

Low Power ◽

Code Generation ◽

Generation Algorithm ◽

On Chip ◽

With Memory ◽

Crosstalk Avoidance

Download Full-text

Testing the hold time fault for large industrial design

2008 IEEE International Symposium on VLSI Design, Automation and Test (VLSI-DAT) ◽

10.1109/vdat.2008.4542421 ◽

2008 ◽

Cited By ~ 6

Author(s):

Kun-Han Tsai ◽

Janusz Rajski

Keyword(s):

Industrial Design ◽

Hold Time

Download Full-text

A clock and data recovery circuit with wide linear range frequency detector

2008 IEEE International Symposium on VLSI Design, Automation and Test (VLSI-DAT) ◽

10.1109/vdat.2008.4542427 ◽

2008 ◽

Author(s):

Keng-Jan Hsiao ◽

Ming-Hwa Lee ◽

Tai-Cheng Lee

Keyword(s):

Clock And Data Recovery ◽

Linear Range ◽

Data Recovery ◽

Wide Linear Range ◽

Frequency Detector

Download Full-text

Fully integrated super-regenerative bandpass filters for 3.1-to-7GHz multiband UWB system

2008 IEEE International Symposium on VLSI Design, Automation and Test (VLSI-DAT) ◽

10.1109/vdat.2008.4542448 ◽

2008 ◽

Cited By ~ 2

Author(s):

M. Anis ◽

R. Tielert ◽

N. Wehn

Keyword(s):

Bandpass Filters ◽

Fully Integrated

Download Full-text

A 300MHz, 48mW analog front-end design for IEEE 802.3an 10GBase-T Ethernet

2008 IEEE International Symposium on VLSI Design, Automation and Test (VLSI-DAT) ◽

10.1109/vdat.2008.4542435 ◽

2008 ◽

Author(s):

Kai-Hsiang Chuang ◽

Jyh-Yih Yeh ◽

Chao-Shiun Wang ◽

Chorng-Kuang Wang

Keyword(s):

Front End ◽

Analog Front End

Download Full-text

A radix-4 soft-output Viterbi architecture

2008 IEEE International Symposium on VLSI Design, Automation and Test (VLSI-DAT) ◽

10.1109/vdat.2008.4542453 ◽

2008 ◽

Cited By ~ 1

Author(s):

Erich F. Haratsch ◽

Kelly K. Fitzpatrick

Download Full-text

A scalable and accurate rectilinear Steiner minimal tree algorithm

2008 IEEE International Symposium on VLSI Design, Automation and Test (VLSI-DAT) ◽

10.1109/vdat.2008.4542405 ◽

2008 ◽

Cited By ~ 2

Author(s):

Yiu-Chung Wong ◽

Chris Chu

Keyword(s):

Minimal Tree ◽

Steiner Minimal Tree ◽

Tree Algorithm

Download Full-text

A 120-MHz active-RC filter with an agile frequency tuning scheme in 0.18-μm CMOS

2008 IEEE International Symposium on VLSI Design, Automation and Test (VLSI-DAT) ◽

10.1109/vdat.2008.4542449 ◽

2008 ◽

Cited By ~ 3

Author(s):

Yu-Chih Chen ◽

Wei-Hao Chiu ◽

Tsung-Hsien Lin

Keyword(s):

Frequency Tuning ◽

Active Rc Filter ◽

Tuning Scheme

Download Full-text

2008 IEEE International Symposium on VLSI Design, Automation and Test (VLSI-DAT)Latest Publications

TOTAL DOCUMENTS

H-INDEX

Published By IEEE

A novel low-power processor with variable pipeline control

Estimation of energy consumed by software in processor caches

A code generation algorithm of crosstalk-avoidance code with memory for low-power on-chip bus

Testing the hold time fault for large industrial design

A clock and data recovery circuit with wide linear range frequency detector

Fully integrated super-regenerative bandpass filters for 3.1-to-7GHz multiband UWB system

A 300MHz, 48mW analog front-end design for IEEE 802.3an 10GBase-T Ethernet

A radix-4 soft-output Viterbi architecture

A scalable and accurate rectilinear Steiner minimal tree algorithm

A 120-MHz active-RC filter with an agile frequency tuning scheme in 0.18-μm CMOS

2008 IEEE International Symposium on VLSI Design, Automation and Test (VLSI-DAT)
Latest Publications