Proceedings of 4th Great Lakes Symposium on VLSI
Latest Publications

TOTAL DOCUMENTS

(FIVE YEARS 0)

H-INDEX

(FIVE YEARS 0)

Published By IEEE Comput. Soc. Press

0818656107

Latest Documents Most Cited Documents Contributed Authors Related Sources Related Keywords

Structural fault tolerance in VLSI-based systems

Proceedings of 4th Great Lakes Symposium on VLSI ◽

10.1109/glsv.1994.289996 ◽

2002 ◽

Cited By ~ 1

Author(s):

Hung-Kuei-Ku ◽

J.P. Hayes

Keyword(s):

Fault Tolerance

Download Full-text

An efficient algorithm for the realizability analysis of signal transition graphs

Proceedings of 4th Great Lakes Symposium on VLSI ◽

10.1109/glsv.1994.289974 ◽

2002 ◽

Author(s):

H.F. Li ◽

S.C. Leung

Keyword(s):

Efficient Algorithm ◽

Transition Graphs

Download Full-text

A faster dynamic programming algorithm for exact rectilinear Steiner minimal trees

Proceedings of 4th Great Lakes Symposium on VLSI ◽

10.1109/glsv.1994.289962 ◽

2002 ◽

Cited By ~ 5

Author(s):

J.L. Ganley ◽

J.P. Cohoon

Keyword(s):

Dynamic Programming ◽

Dynamic Programming Algorithm ◽

Programming Algorithm ◽

Steiner Minimal Trees

Download Full-text

An algorithm-base fault tolerance (more than one error) using concurrent error detection for FFT processors

Proceedings of 4th Great Lakes Symposium on VLSI ◽

10.1109/glsv.1994.289995 ◽

2002 ◽

Cited By ~ 1

Author(s):

Chin-Chien Sha ◽

R.W. Leavene

Keyword(s):

Fault Tolerance ◽

Error Detection ◽

Concurrent Error Detection ◽

Algorithm Base

Download Full-text

Simulated annealing based yield enhancement of layouts

Proceedings of 4th Great Lakes Symposium on VLSI ◽

10.1109/glsv.1994.289975 ◽

2002 ◽

Author(s):

R. Karri ◽

A. Orailoglu

Keyword(s):

Simulated Annealing ◽

Yield Enhancement

Download Full-text

ASIC design for robust signal and image processing

Proceedings of 4th Great Lakes Symposium on VLSI ◽

10.1109/glsv.1994.289980 ◽

2002 ◽

Cited By ~ 1

Author(s):

R.R. Schulfz ◽

H.M. Zeyedt ◽

R.L. Stevenson ◽

R.J. Minniti ◽

C.H. Bernstein

Keyword(s):

Image Processing ◽

Signal And Image Processing ◽

Asic Design

Download Full-text

An ADD-based algorithm for shortest path back-tracing of large graphs

Proceedings of 4th Great Lakes Symposium on VLSI ◽

10.1109/glsv.1994.289960 ◽

2002 ◽

Author(s):

R.I. Bahar ◽

G.D. Hachtel ◽

A. Pardo ◽

M. Poncino ◽

F. Somenzi

Keyword(s):

Shortest Path ◽

Large Graphs

Download Full-text

VLSI implementation of CORDIC angle units

Proceedings of 4th Great Lakes Symposium on VLSI ◽

10.1109/glsv.1994.289979 ◽

2002 ◽

Cited By ~ 1

Author(s):

J.-A. Lee ◽

M. Ahmad

Keyword(s):

Vlsi Implementation

Download Full-text

A gridless multi-layer area router

Proceedings of 4th Great Lakes Symposium on VLSI ◽

10.1109/glsv.1994.289977 ◽

2002 ◽

Author(s):

N.K. Sehgal ◽

C.Y.R. Chen ◽

J.M. Acken

Download Full-text

Routability crossing distribution and floating terminal assignment of T-type junction region

Proceedings of 4th Great Lakes Symposium on VLSI ◽

10.1109/glsv.1994.289976 ◽

2002 ◽

Author(s):

Jin-Tai Yan ◽

Pei-Yung Hsiao

Keyword(s):

Junction Region

Download Full-text

Proceedings of 4th Great Lakes Symposium on VLSILatest Publications

TOTAL DOCUMENTS

H-INDEX

Published By IEEE Comput. Soc. Press

Structural fault tolerance in VLSI-based systems

An efficient algorithm for the realizability analysis of signal transition graphs

A faster dynamic programming algorithm for exact rectilinear Steiner minimal trees

An algorithm-base fault tolerance (more than one error) using concurrent error detection for FFT processors

Simulated annealing based yield enhancement of layouts

ASIC design for robust signal and image processing

An ADD-based algorithm for shortest path back-tracing of large graphs

VLSI implementation of CORDIC angle units

A gridless multi-layer area router

Routability crossing distribution and floating terminal assignment of T-type junction region

Proceedings of 4th Great Lakes Symposium on VLSI
Latest Publications