Proceedings.International Conference on Parallel Architectures and Compilation Techniques
Latest Publications

TOTAL DOCUMENTS

(FIVE YEARS 0)

H-INDEX

(FIVE YEARS 0)

Published By IEEE

0769516203

Latest Documents Most Cited Documents Contributed Authors Related Sources Related Keywords

The computational grid: aggregating performance and enhanced capability from federated resources

Proceedings.International Conference on Parallel Architectures and Compilation Techniques ◽

10.1109/pact.2002.1106022 ◽

2005 ◽

Author(s):

R. Wolski

Keyword(s):

Computational Grid

Download Full-text

The role of computational science in energy efficiency and renewable energy

Proceedings.International Conference on Parallel Architectures and Compilation Techniques ◽

10.1109/pact.2002.1106010 ◽

2005 ◽

Author(s):

S. Hammond

Keyword(s):

Energy Efficiency ◽

Renewable Energy ◽

Computational Science

Download Full-text

Parallelism in mainstream enterprise platforms of the future

Proceedings.International Conference on Parallel Architectures and Compilation Techniques ◽

10.1109/pact.2002.1105968 ◽

2005 ◽

Author(s):

D. Bhandarkar

Keyword(s):

The Future

Download Full-text

Using the compiler to improve cache replacement decisions

Proceedings.International Conference on Parallel Architectures and Compilation Techniques ◽

10.1109/pact.2002.1106018 ◽

2003 ◽

Cited By ~ 32

Author(s):

Zhenlin Wang ◽

K.S. McKinley ◽

A.L. Rosenberg ◽

C.C. Weems

Keyword(s):

Cache Replacement ◽

Replacement Decisions

Download Full-text

Integrating adaptive on-chip storage structures for reduced dynamic power

Proceedings.International Conference on Parallel Architectures and Compilation Techniques ◽

10.1109/pact.2002.1106013 ◽

2003 ◽

Cited By ~ 47

Author(s):

S. Dropsho ◽

A. Buyuktosunoglu ◽

R. Balasubramonian ◽

D.H. Albonesi ◽

S. Dwarkadas ◽

...

Keyword(s):

Dynamic Power ◽

On Chip ◽

Storage Structures ◽

Reduced Dynamic

Download Full-text

Dataflow frequency analysis based on whole program paths

Proceedings.International Conference on Parallel Architectures and Compilation Techniques ◽

10.1109/pact.2002.1106007 ◽

2003 ◽

Cited By ~ 1

Author(s):

B. Scholz ◽

E. Mehofer

Keyword(s):

Frequency Analysis

Download Full-text

The use of prediction for accelerating upgrade misses in cc-NUMA multiprocessors

Proceedings.International Conference on Parallel Architectures and Compilation Techniques ◽

10.1109/pact.2002.1106014 ◽

2003 ◽

Cited By ~ 14

Author(s):

M.E. Acacio ◽

J. Gonzalez ◽

J.M. Garcia ◽

J. Duato

Download Full-text

Just-in-time Java compilation for the Itanium/spl reg/ processor

Proceedings.International Conference on Parallel Architectures and Compilation Techniques ◽

10.1109/pact.2002.1106023 ◽

2003 ◽

Cited By ~ 1

Author(s):

T. Shpeisman ◽

Guei-Yuan Lueh ◽

A.-R. Adl-Tabatabai

Keyword(s):

Just In Time

Download Full-text

Speculative alias analysis for executable code

Proceedings.International Conference on Parallel Architectures and Compilation Techniques ◽

10.1109/pact.2002.1106020 ◽

2003 ◽

Cited By ~ 8

Author(s):

M. Fernandez ◽

R. Espasa

Keyword(s):

Alias Analysis ◽

Executable Code

Download Full-text

Increasing and detecting memory address congruence

Proceedings.International Conference on Parallel Architectures and Compilation Techniques ◽

10.1109/pact.2002.1105970 ◽

2003 ◽

Cited By ~ 30

Author(s):

S. Larsen ◽

E. Witchel ◽

S. Amarasinghe

Keyword(s):

Memory Address

Download Full-text

Proceedings.International Conference on Parallel Architectures and Compilation TechniquesLatest Publications

TOTAL DOCUMENTS

H-INDEX

Published By IEEE

The computational grid: aggregating performance and enhanced capability from federated resources

The role of computational science in energy efficiency and renewable energy

Parallelism in mainstream enterprise platforms of the future

Using the compiler to improve cache replacement decisions

Integrating adaptive on-chip storage structures for reduced dynamic power

Dataflow frequency analysis based on whole program paths

The use of prediction for accelerating upgrade misses in cc-NUMA multiprocessors

Just-in-time Java compilation for the Itanium/spl reg/ processor

Speculative alias analysis for executable code

Increasing and detecting memory address congruence

Proceedings.International Conference on Parallel Architectures and Compilation Techniques
Latest Publications