sleep convention logic
Recently Published Documents

TOTAL DOCUMENTS

(FIVE YEARS 0)

H-INDEX

(FIVE YEARS 0)

Latest Documents Most Cited Documents Contributed Authors Related Sources Related Keywords

An Equivalence Verification Methodology for Asynchronous Sleep Convention Logic Circuits

2019 IEEE International Symposium on Circuits and Systems (ISCAS) ◽

10.1109/iscas.2019.8702098 ◽

2019 ◽

Cited By ~ 1

Author(s):

Mousam Hossain ◽

Ashiq A. Sakib ◽

Sudarshan K. Srinivasan ◽

Scott C. Smith

Keyword(s):

Logic Circuits ◽

Equivalence Verification ◽

Sleep Convention Logic ◽

Verification Methodology

Download Full-text

Low power asynchronous circuit design methodology using a new Single Gate Sleep Convention Logic (SG-SCL)

2017 IEEE 60th International Midwest Symposium on Circuits and Systems (MWSCAS) ◽

10.1109/mwscas.2017.8052924 ◽

2017 ◽

Author(s):

Jin Kyung Lee ◽

Kyung Ki Kim

Keyword(s):

Low Power ◽

Circuit Design ◽

Design Methodology ◽

Asynchronous Circuit ◽

Sleep Convention Logic ◽

Asynchronous Circuit Design

Download Full-text

Sleep convention logic isochronic fork

Proceedings of the 30th Symposium on Integrated Circuits and Systems Design Chip on the Sands - SBCCI '17 ◽

10.1145/3109984.3110022 ◽

2017 ◽

Cited By ~ 1

Author(s):

Ricardo A. Guazzelli ◽

Matheus T. Moreira ◽

Walter Lau Neto ◽

Ney L. V. Calazans

Keyword(s):

Sleep Convention Logic

Download Full-text

Design for Testability of Sleep Convention Logic

IEEE Transactions on Very Large Scale Integration (VLSI) Systems ◽

10.1109/tvlsi.2015.2419816 ◽

2016 ◽

Vol 24 (2) ◽

pp. 743-753 ◽

Cited By ~ 2

Author(s):

Farhad A. Parsan ◽

Scott C. Smith ◽

Waleed K. Al-Assadi

Keyword(s):

Design For Testability ◽

Sleep Convention Logic

Download Full-text

Sleep Convention Logic using partially slept function blocks

2013 IEEE 56th International Midwest Symposium on Circuits and Systems (MWSCAS) ◽

10.1109/mwscas.2013.6674574 ◽

2013 ◽

Author(s):

Parviz Palangpour ◽

Scott C. Smith

Keyword(s):

Function Blocks ◽

Sleep Convention Logic

Download Full-text

sleep convention logicRecently Published Documents

TOTAL DOCUMENTS

H-INDEX

An Equivalence Verification Methodology for Asynchronous Sleep Convention Logic Circuits

Low power asynchronous circuit design methodology using a new Single Gate Sleep Convention Logic (SG-SCL)

Sleep convention logic isochronic fork

Design for Testability of Sleep Convention Logic

Sleep Convention Logic using partially slept function blocks

sleep convention logic
Recently Published Documents