baseband processors
Recently Published Documents


TOTAL DOCUMENTS

22
(FIVE YEARS 0)

H-INDEX

4
(FIVE YEARS 0)

2012 ◽  
Vol 8 (5) ◽  
pp. 726-738 ◽  
Author(s):  
Martin Palkovic ◽  
Peter Debacker ◽  
Prabhat Avasare ◽  
Steven Dupont ◽  
Tom Vander Aa

Author(s):  
Di Wu ◽  
Johan Eilert ◽  
Rizwan Asghar ◽  
Dake Liu ◽  
Anders Nilsson ◽  
...  

The evolution of third generation mobile communications toward high-speed packet access and long-term evolution is ongoing and will substantially increase the throughput with higher spectral efficiency. This paper presents the system architecture of an LTE modem based on a programmable baseband processor. The architecture includes a baseband processor that handles processing time and frequency synchronization, IFFT/FFT (up to 2048-p), channel estimation and subcarrier de-mapping. The throughput and latency requirements of a Category four User Equipment (CAT4 UE) is met by adding a MIMO symbol detector and a parallel Turbo decoder supporting H-ARQ, which brings both low silicon cost and enough flexibility to support other wireless standards. The complexity demonstrated by the modem shows the practicality and advantage of using programmable baseband processors for a single-chip LTE solution.


Sign in / Sign up

Export Citation Format

Share Document