Leakage Power Reduction for Deeply-Scaled FinFET Circuits Operating in Multiple Voltage Regimes Using Fine-Grained Gate-Length Biasing Technique
Keyword(s):
2005 ◽
Vol 2
(3)
◽
pp. 221-246
◽