The Optimal Design and FPGA Implementation of Viterbi Decoder

Hexi Liang ; Hucheng Xie ; Lei Liu ; Fei Ye ; Weijin Zhang

doi:10.4156/aiss.vol5.issue6.41

The Optimal Design and FPGA Implementation of Viterbi Decoder

INTERNATIONAL JOURNAL ON Advances in Information Sciences and Service Sciences ◽

10.4156/aiss.vol5.issue6.41 ◽

2013 ◽

Vol 5 (6) ◽

pp. 335-343

Author(s):

Hexi Liang ◽

Hucheng Xie ◽

Lei Liu ◽

Fei Ye ◽

Weijin Zhang

Keyword(s):

Optimal Design ◽

Fpga Implementation ◽

Viterbi Decoder

Download Full-text

MVO Based Optimal Design of Stable IIR HPF and Its FPGA Implementation

2021 3rd International Conference on Signal Processing and Communication (ICPSC) ◽

10.1109/icspc51351.2021.9451678 ◽

2021 ◽

Author(s):

Minal Bisen ◽

S. K. Saha ◽

R. Kar

Keyword(s):

Optimal Design ◽

Fpga Implementation

Download Full-text

FPGA implementation of a configurable viterbi decoder for software radio receiver

2009 IEEE AUTOTESTCON ◽

10.1109/autest.2009.5314063 ◽

2009 ◽

Cited By ~ 3

Author(s):

Sherif Welsen Shaker ◽

Salwa Hussien Elramly ◽

Khaled Ali Shehata

Keyword(s):

Software Radio ◽

Fpga Implementation ◽

Radio Receiver ◽

Viterbi Decoder

Download Full-text

FPGA implementation of viterbi decoder for software defined radio applications

2017 International Conference on Wireless Communications, Signal Processing and Networking (WiSPNET) ◽

10.1109/wispnet.2017.8300126 ◽

2017 ◽

Cited By ~ 1

Author(s):

I. Swathi ◽

S. Rajaram

Keyword(s):

Software Defined Radio ◽

Fpga Implementation ◽

Viterbi Decoder

Download Full-text

Optimal design of type-2 fuzzy controllers with a multiple objective genetic algorithm for FPGA implementation

2011 Annual Meeting of the North American Fuzzy Information Processing Society ◽

10.1109/nafips.2011.5752022 ◽

2011 ◽

Cited By ~ 1

Author(s):

Yazmin Maldonado ◽

Oscar Castillo ◽

Patricia Melin

Keyword(s):

Genetic Algorithm ◽

Optimal Design ◽

Fpga Implementation ◽

Multiple Objective ◽

Fuzzy Controllers

Download Full-text

Power-Efficient Viterbi Decoder Architecture and Field Programmeble Gate Arrays Fpga Implementation

Istanbul University - Journal of Electrical & Electronics Engineering ◽

10.5152/iujeee.2018.1809 ◽

2018 ◽

Vol 18 (1) ◽

pp. 52-59

Author(s):

Burcu Ozbay ◽

◽

Serap Cekli ◽

Keyword(s):

Fpga Implementation ◽

Viterbi Decoder ◽

Power Efficient ◽

Gate Arrays ◽

Decoder Architecture

Download Full-text

FPGA Implementation of a Multi-Rate Punctured Viterbi Decoder Compatible with the DVB-T Standard

2008 IEEE International Symposium on Signal Processing and Information Technology ◽

10.1109/isspit.2008.4775681 ◽

2008 ◽

Author(s):

Ahmad Anwar Abdellatif ◽

Samar Moustafa Ismail ◽

Darek Korzec

Keyword(s):

Fpga Implementation ◽

Viterbi Decoder

Download Full-text

FPGA Implementation of a Low Complexity Efficient Traceback Viterbi Decoder for Wireless Applications

2005 Student Conference on Engineering Sciences and Technology ◽

10.1109/sconest.2005.4382903 ◽

2005 ◽

Author(s):

Zohaib Mahtab

Keyword(s):

Low Complexity ◽

Fpga Implementation ◽

Viterbi Decoder ◽

Wireless Applications

Download Full-text

An Efficient FPGA Implementation of Convolutional Encoder and Viterbi Decoder for DSP Applications

International Journal of Engineering Research and ◽

10.17577/ijertv4is100362 ◽

2015 ◽

Vol V4 (10) ◽

Author(s):

Ranjitha S ◽

Divya Preethi K ◽

Megha K ◽

T Anusha Lalitha ◽

Keyword(s):

Fpga Implementation ◽

Viterbi Decoder ◽

Convolutional Encoder ◽

Dsp Applications

Download Full-text

FPGA Implementation of 413.121 MHz and 11.34 mW High Speed Low Power Viterbi Decoder

International Journal of Modeling and Optimization ◽

10.7763/ijmo.2013.v3.226 ◽

2013 ◽

pp. 15-19 ◽

Cited By ~ 1

Author(s):

Pooran Singh ◽

Santosh Kr. Vishvakarma

Keyword(s):

Low Power ◽

High Speed ◽

Fpga Implementation ◽

Viterbi Decoder

Download Full-text

A low-power systolic array-based adaptive Viterbi decoder and its FPGA implementation

Proceedings of the 2003 International Symposium on Circuits and Systems, 2003. ISCAS '03. ◽

10.1109/iscas.2003.1205960 ◽

2003 ◽

Cited By ~ 3

Author(s):

Man Guo ◽

M. Omair Ahmad ◽

M.N.S. Swamy ◽

Chunyan Wang

Keyword(s):

Low Power ◽

Systolic Array ◽

Fpga Implementation ◽

Viterbi Decoder

Download Full-text