Analysis of the Impact of Clock Jitter Noise on the Performance of Analog-to-Digital Converters

2008 ◽  
Author(s):  
Rajendra Kumar
Keyword(s):  
Analog To Digital Converters ◽  
Analog To Digital ◽  
Clock Jitter ◽  
The Impact

scholarly journals The Impact of Noise and Mismatch on SAR ADCs and a Calibratable Capacitance Array Based Approach for High Resolutions

2013 ◽  
Vol 59 (2) ◽  
pp. 161-167 ◽  
Author(s):  
Jan Henning Mueller ◽  
Sebastian Strache ◽  
Laurens Busch ◽  
Ralf Wunderlich ◽  
Stefan Heinen
Keyword(s):  
High Resolution ◽  
Successive Approximation ◽  
Analog To Digital Converters ◽  
Limiting Factor ◽  
Charge Redistribution ◽  
Small Unit ◽  
Analog To Digital ◽  
Field Calibration ◽  
Medium Speed ◽  
The Impact

Abstract This paper describes widely used capacitor structures for charge-redistribution (CR) successive approximation register (SAR) based analog-to-digital converters (ADCs) and analyzes their linearity limitations due to kT/C noise, mismatch and parasitics. Results of mathematical considerations and statistical simulations are presented which show that most widespread dimensioning rules are overcritical. For high-resolution CR SAR ADCs in current CMOS technologies, matching of the capacitors, influenced by local mismatch and parasitics, is a limiting factor. For high-resolution medium-speed CR SAR ADCs, a novel capacitance array based approach using in-field calibration is proposed. This architecture promises a high resolution with small unit capacitances and without expensive factory calibration as laser trimming.

Sign in / Sign up

Export Citation Format

Share Document