Non-ideality analysis of clock-jitter suppressing sampler for wideband ΣΔ analog-to-digital converters

Author(s):  
A. Strak ◽  
H. Tenhunen
Sign in / Sign up

Export Citation Format

Share Document