A mixed-signal simulator for VHDL-AMS
2014 ◽
Vol 6
(4)
◽
pp. 277
◽