A timing-driven synthesis of arithmetic circuits using carry-save-adders (short paper)
2000 ◽
Vol 10
(05n06)
◽
pp. 279-292
2000 ◽
Vol 19
(5)
◽
pp. 615-624
◽
2001 ◽
Vol 50
(3)
◽
pp. 215-233
◽
1994 ◽
Vol 52
◽
pp. 382-383
Keyword(s):
2018 ◽
Keyword(s):