On nominal delay minimization in LUT-based FPGA technology mapping
1995 ◽
Vol 14
(9)
◽
pp. 1076-1084
◽
2011 ◽
Vol 30
(3)
◽
pp. 416-426
◽
2010 ◽
Vol 26
(6)
◽
pp. 523-534
◽
Keyword(s):
2014 ◽
Vol 998-999
◽
pp. 1553-1556