Packaging issues for free-space interconnects at the board level
Keyword(s):
2012 ◽
Vol 2
(12)
◽
pp. 204-205