Application of triple modular redundancy for soft error mitigation in 65-28 nm CMOS VLSI
Keyword(s):
Keyword(s):
Keyword(s):
2017 ◽
Vol 16
(5s)
◽
pp. 1-19
◽
Keyword(s):