Path selection for delay testing of deep sub-micron devices using statistical performance sensitivity analysis

Author(s):  
Jing-Jia Liou ◽  
Kwang-Ting Cheng ◽  
D.A. Mukherjee
Sign in / Sign up

Export Citation Format

Share Document