Codesign of NoC and Cache Organization for Reducing Access Latency in Chip Multiprocessors

2012 ◽  
Vol 23 (6) ◽  
pp. 1038-1046 ◽  
Author(s):  
A. Abousamra ◽  
A. K. Jones ◽  
R. Melhem
Keyword(s):  
Chip Multiprocessors ◽  
Access Latency ◽  
Cache Organization

scholarly journals Nahalal: Cache Organization for Chip Multiprocessors

2007 ◽  
Vol 6 (1) ◽  
pp. 21-24 ◽  
Author(s):  
Zvika Guz ◽  
Idit Keidar ◽  
Avinoam Kolodny ◽  
Uri Weiser
Keyword(s):  
Chip Multiprocessors ◽  
Cache Organization

Reducing memory access latency with asymmetric DRAM bank organizations

2013 ◽  
Vol 41 (3) ◽  
pp. 380-391 ◽  
Author(s):  
Young Hoon Son ◽  
O. Seongil ◽  
Yuhwan Ro ◽  
Jae W. Lee ◽  
Jung Ho Ahn
Keyword(s):  
Memory Access ◽  
Access Latency

Fast synchronization for chip multiprocessors

2005 ◽  
Vol 33 (4) ◽  
pp. 64-69 ◽  
Author(s):  
Jack Sampson ◽  
Rubén González ◽  
Jean-Francois Collard ◽  
Norman P. Jouppi ◽  
Mike Schlansker
Keyword(s):  
Chip Multiprocessors

scholarly journals Locality-oblivious cache organization leveraging single-cycle multi-hop NoCs

2014 ◽  
Vol 49 (4) ◽  
pp. 715-728
Author(s):  
Woo-Cheol Kwon ◽  
Tushar Krishna ◽  
Li-Shiuan Peh
Keyword(s):  
Single Cycle ◽  
Cache Organization

Embedded RAIDs-on-chip for bus-based chip-multiprocessors

2014 ◽  
Vol 13 (4) ◽  
pp. 1-36 ◽  
Author(s):  
Luis Angel D. Bathen ◽  
Nikil D. Dutt
Keyword(s):  
Chip Multiprocessors ◽  
On Chip

Cache Organization for Embeded Processors: CAM-vs-SRAM

2006 ◽  
Author(s):  
Baker Mohammad ◽  
Paul Bassett ◽  
Jacob Abraham ◽  
Adnan Aziz
Keyword(s):  
Cache Organization
Sign in / Sign up

Export Citation Format

Share Document