A static noise impact analysis methodology for evaluating transient error effects in digital VLSI circuits

2006 ◽  
Author(s):  
Chong Zhao ◽  
Xiaoliang Bai ◽  
S. Dey
Keyword(s):  
Impact Analysis ◽  
Vlsi Circuits ◽  
Digital Vlsi ◽  
Analysis Methodology ◽  
Noise Impact ◽  
Transient Error ◽  
Static Noise

scholarly journals Method for environmental impact assessment of human-induced small-medium activities: the case study of wood biomass supply chain

2019 ◽  
Vol 119 ◽  
pp. 00011
Author(s):  
Marina Clerico ◽  
Matteo Bo ◽  
Federica Pognant
Keyword(s):  
Environmental Impact ◽  
Impact Assessment ◽  
Environmental Impact Assessment ◽  
Impact Analysis ◽  
Ad Hoc ◽  
Economic Sectors ◽  
Analysis Methodology ◽  
Small Medium Enterprises ◽  
Medium Enterprises ◽  
Energy Chain

Climate change evolution, joined by other environmental issues, will lead in the coming years to a rapid introduction of new actions and technologies. They will have to resolve, in the different economic sectors, one or more aspects of the current unsustainability. The relevant risk is that, in urgent conditions where the unreleased practices will be proposed, the assessment of their environmental impact will remain limited to their specificfield/sector. Therefore, the evaluation would not be extended to any wide-ranging environmental effects. Withoutan accurate assessment it would be impossible to determine whether the solution was more damaging and burdensometo the environment than the initial problem. Small-medium anthropic activities do not possess, from the economicpoint of view, the means and the duty to achieve an impact analysis ad hoc. This work aims to describe an analysis methodology developed for the environmental impact assessment of Small-Medium Enterprises. It is both exhaustive and easily applicable to small work activities and processes. This methodology is aimed both at business managers and at local authorities. The identified method of analysis allows an exhaustive evaluation of the whole forest energy chain and the identification of technical choice with less impact on the environment.

Tunnel FETs for Ultralow Voltage Digital VLSI Circuits: Part I—Device–Circuit Interaction and Evaluation at Device Level

2014 ◽  
Vol 22 (12) ◽  
pp. 2488-2498 ◽  
Author(s):  
David Esseni ◽  
Manuel Guglielmini ◽  
Bernard Kapidani ◽  
Tommaso Rollo ◽  
Massimo Alioto
Keyword(s):  
Vlsi Circuits ◽  
Digital Vlsi ◽  
Tunnel Fets
Sign in / Sign up

Export Citation Format

Share Document