34.1 Gbps low jitter, low BER high-speed parallel CMOS interface for interconnections in high-speed memory test system
2004 ◽
Vol 22
(9)
◽
pp. 2064-2082
◽
2010 ◽
Vol 28
(1)
◽
pp. 104-110
◽
Keyword(s):
Keyword(s):
2007 ◽
Vol 6
(3)
◽
pp. 255-266
◽
Keyword(s):
2006 ◽
Vol 129
(3)
◽
pp. 850-857
◽
Keyword(s):
2005 ◽
Vol 295-296
◽
pp. 589-594
Keyword(s):
2012 ◽
Vol 455-456
◽
pp. 217-221