Electrical Characteristics of Memory Devices With a High-$k$$\hbox{HfO}_{2}$ Trapping Layer and Dual $\hbox{SiO}_{2}/\hbox{Si}_{3}\hbox{N}_{4}$ Tunneling Layer
2007 ◽
Vol 54
(10)
◽
pp. 2699-2705
◽