A Trace Based Framework for Validation of SoC Designs with GALS Systems
Keyword(s):
Keyword(s):