Power supply noise coupling in a standard voltage reference circuit

IEEE International [Systems-on-Chip] SOC Conference, 2003. Proceedings. ◽

10.1109/soc.2003.1241534 ◽

2004 ◽

Cited By ~ 2

Author(s):

M. Ozbas ◽

D. Patru ◽

P.R. Mukund

Keyword(s):

Power Supply ◽

Power Supply Noise ◽

Voltage Reference ◽

Noise Coupling ◽

Supply Noise ◽

Reference Circuit

Download Full-text

Power Supply Noise Coupling Mitigation across High Speed Serial Links

2018 IEEE Electrical Design of Advanced Packaging and Systems Symposium (EDAPS) ◽

10.1109/edaps.2018.8680880 ◽

2018 ◽

Author(s):

Manjunath Jayasimha ◽

Mukesh Moorthy

Keyword(s):

Power Supply ◽

High Speed ◽

Power Supply Noise ◽

Serial Links ◽

Noise Coupling ◽

Supply Noise

Download Full-text

High-level simulation of substrate noise generation including power supply noise coupling

Proceedings 37th Design Automation Conference ◽

10.1145/337292.337539 ◽

2000 ◽

Cited By ~ 12

Author(s):

Marc van Heijningen ◽

Mustafa Badaroglu ◽

Stéphane Donnay ◽

Marc Engels ◽

Ivo Bolsens

Keyword(s):

Power Supply ◽

Noise Generation ◽

Substrate Noise ◽

Power Supply Noise ◽

Noise Coupling ◽

Supply Noise ◽

High Level

Download Full-text

AC Power Supply Noise Simulation of CMOS Microprocessor with LSI Chip-Package-Board Integrated Model

IEICE Transactions on Electronics ◽

10.1587/transele.e97.c.264 ◽

2014 ◽

Vol E97.C (4) ◽

pp. 264-271 ◽

Cited By ~ 1

Author(s):

Kumpei YOSHIKAWA ◽

Kouji ICHIKAWA ◽

Makoto NAGATA

Keyword(s):

Power Supply ◽

Integrated Model ◽

Power Supply Noise ◽

Supply Noise ◽

Noise Simulation ◽

Ac Power

Download Full-text

Power-Supply-Noise-Aware Timing Analysis and Test Pattern Regeneration

IEICE Transactions on Fundamentals of Electronics Communications and Computer Sciences ◽

10.1587/transfun.e99.a.2320 ◽

2016 ◽

Vol E99.A (12) ◽

pp. 2320-2327

Author(s):

Cheng-Yu HAN ◽

Yu-Ching LI ◽

Hao-Tien KAN ◽

James Chien-Mo LI

Keyword(s):

Power Supply ◽

Test Pattern ◽

Timing Analysis ◽

Power Supply Noise ◽

Supply Noise

Download Full-text

Power Supply Noise-Aware Scan Test Pattern Reshaping for At-Speed Delay Fault Testing of Monolithic 3D ICs *

2020 IEEE 29th Asian Test Symposium (ATS) ◽

10.1109/ats49688.2020.9301568 ◽

2020 ◽

Author(s):

Shao-Chun Hung ◽

Yi-Chen Lu ◽

Sung Kyu Lim ◽

Krishnendu Chakrabarty

Keyword(s):

Power Supply ◽

Test Pattern ◽

Power Supply Noise ◽

Fault Testing ◽

Delay Fault ◽

Delay Fault Testing ◽

3D Ics ◽

Scan Test ◽

Supply Noise

Download Full-text

A GALS Design with Opposite-Phase Local Clock Assignment for Power Supply Noise Reduction

2018 IEEE Asia Pacific Conference on Circuits and Systems (APCCAS) ◽

10.1109/apccas.2018.8605670 ◽

2018 ◽

Author(s):

Nguyen Van Toan ◽

Dam Minh Tung ◽

Jeong-Gun Lee

Keyword(s):

Noise Reduction ◽

Power Supply ◽

Power Supply Noise ◽

Local Clock ◽

Opposite Phase ◽

Supply Noise

Download Full-text

Single-chip multi-processor integrating quadruple 8-way vliw processors with interface timing analysis considering power supply noise

Asia and South Pacific Conference on Design Automation, 2006. ◽

10.1109/aspdac.2006.1594741 ◽

2006 ◽

Author(s):

S. Imai ◽

A. Inoue ◽

M. Matsumura ◽

K. Kawasaki ◽

A. Suga

Keyword(s):

Power Supply ◽

Timing Analysis ◽

Power Supply Noise ◽

Single Chip ◽

Vliw Processors ◽

Supply Noise

Download Full-text

Power supply noise in accurate delay model for the sub-threshold domain

Integration ◽

10.1016/j.vlsi.2015.02.001 ◽

2015 ◽

Vol 50 ◽

pp. 127-136

Author(s):

Pasquale Corsonello ◽

Fabio Frustaci ◽

Stefania Perri

Keyword(s):

Power Supply ◽

Delay Model ◽

Power Supply Noise ◽

Supply Noise ◽

Accurate Delay Model

Download Full-text

Floorplanning with power supply noise avoidance

Proceedings of the ASP-DAC Asia and South Pacific Design Automation Conference, 2003. ◽

10.1109/aspdac.2003.1195053 ◽

2003 ◽

Cited By ~ 10

Author(s):

Hung-Ming Chen ◽

Li-Da Huang ◽

I-Min Liu ◽

Minghorng Lai ◽

D.F. Wong

Keyword(s):

Power Supply ◽

Power Supply Noise ◽

Supply Noise

Download Full-text

Layout-Aware Critical Path Delay Test Under Maximum Power Supply Noise Effects

IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems ◽

10.1109/tcad.2011.2163159 ◽

2011 ◽

Vol 30 (12) ◽

pp. 1923-1934 ◽

Cited By ~ 18

Author(s):

Junxia Ma ◽

Mohammad Tehranipoor

Keyword(s):

Power Supply ◽

Critical Path ◽

Maximum Power ◽

Path Delay ◽

Power Supply Noise ◽

Delay Test ◽

Noise Effects ◽

Critical Path Delay ◽

Supply Noise ◽

Path Delay Test

Download Full-text